M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 2 of 37

Mindspeed TechnologiesTM

Contents

Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

General Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 1. Jitter Removal by Input Equalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

Figure 2. M21110 Crosspoint Switch Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Table 1. Terminal Functional Descriptions(4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Table 2. High-speed PCML RF Electrical Specifications (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Table 3. +3.3V CMOS DC Electrical Specifications (1) (2) (3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 4. +2.5V CMOS DC Electrical Specifications (1)(2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 5. +3.3V PCML DC Electrical Specifications (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Table 6. +2.5 V PCML DC Electrical Specifications (1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 7. Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Table 8. Power DC Electrical Specifications (1)(2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Table 9. Absolute Maximum Ratings (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Serial Interface and Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Register Concept . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Switch State Register Concept. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Figure 3. Parallel Write Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Figure 4. Parallel Read Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Table 10. Parallel Timing Specifications For Write Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Table 11. Parallel TIming Specifications For Read Operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Parallel I/O Overview. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Serial I/O Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 5. Serial Word Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 6. Serial Write Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Figure 7. Serial Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Table 12. Serial Interface Timing Specified at Recommended Operating Conditions . . . . . . . . . . . . . . . 16

Switch Function Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 3 of 37

Mindspeed TechnologiesTM

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Input Equalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Switch Setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Input/Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

xRST/xTEST . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Initialization Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Table 13. Bit Function for Individual Channel Enable Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Revision Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

PRBS TX and RX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 8. PRBS Receiver Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Table 14. PRBS Receiver Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Core Power Saving . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Digital Slope Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Table 15. Output Channel Number Offsets for Programming of Input Channel Selection Registers . . . . . 21

Table 16. Input Channel Number Offsets for Programming of Input Channel Selection Registers. . . . . . . 22

Table 17. Register Summary(1) (2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

Table 18. Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Figure 9. Package Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Figure 10. Package Cross Section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Figure 11. Package Bottom View with Ball Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Table 19. Ball List Sorted by Ball Location . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Table 20. Ball List Sorted by Ball Name . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 4 of 37

Mindspeed TechnologiesTM

Features

Input equalizer on each channel to reduce deterministic
jitter (ISI), caused by board traces and cables (see

Figure 1

)

Low power consumption of 1.75 Watts at 2.5 V
Supports any data rate from DC to 3.2 Gbps
Built-in PRBS Tx/Rx for system diagnostics
PowerScaler

for further power reduction based on sys-

tem needs
High-isolation design for low crosstalk jitter
Differential/single-ended high-speed data input/output
Non-blocking and broadcastable

General Description

The M21110, designed for today's demanding telecom and

datacom applications, is a low-power BiCMOS, high-speed

17 x 17 crosspoint switch with input equalization and built-in

system test features.
The device consumes as low as 1.75 Watts of power (typical at

2.5 V) with all channels operational. In addition, the PowerSca-
ler

features offer dynamically scalable switch settings to fur-

ther reduce power consumption. Unused portions of the core
can be automatically (SmartPower

) turned off, without affect-

ing the operation of the remaining channels.
To improve signal quality, each input buffer is preceded by an
input equalizer (IE), which removes ISI jitter that is usually
caused by PCB skin effect losses. The IE circuit opens the input
data eye in applications where long PCB traces and cables are
used. The input equalizer can be enabled on a per channel ba-
sis.
The device supports data rates from 0 to 3.2 Gbps on each

channel, allowing any combination of SONET, Fibre Channel

(1x, 2x, 10x), InfiniBand, Gigabit Ethernet, and 10 Gbps Ether-

net traffic.
Built-in system test features simplify design, verification, and

production testing of the system. The switch includes an on-
board 2

1 pseudo-random bit sequence transmitter (PRBS

TX) and receiver (PRBS RX).
The M21110 is a non-blocking switch, with multi-cast and

broadcast abilities.
All inputs and outputs are differential PCML (positive current

mode logic) with 2.5 V or 3.3 V supply.

Applications

DWDM Switches
Fiber-optic Telecom Systems (OC-48/OC-48 FEC)
Telecom & Datacom Switches
Storage Area Network (SAN) Switches (Fibre Channel,
2x Fibre Channel, and 10x Fibre Channel)
10 GbE parallel, GbE, and Infiniband networks
Packet Switching
High-speed Automated Test Equipment

The M21110 is available in a 580-terminal, 35 mm, CDBGA

(Cavity Down Ball Grid Array) package, with a case tempera-

ture range of 0 ºC to 85 ºC, as shown in

Figure 9

and

Figure 10

Terminal functional descriptions are listed in

Table 1

. Electrical

specifications are listed in

Table 2

through

Table 12

Figure 1

shows jitter removal using input equalization. The

M21110 functional block diagram is illustrated in

Figure 2

Ordering Information

Part Number

Package Type

M21110

580-terminal, 35 mm, CDBGA

Figure 1. Jitter Removal by Input Equalization

Figure 1a, left, illustrates the

effect of 70" of stripline on a

clean 2.5 Gbps signal.

Figure 1b,

below, illustrates

input equalizer

reduction of ISI

jitter.

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 5 of 37

Mindspeed TechnologiesTM

Figure 2. M21110 Crosspoint Switch Functional Block Diagram

Table 1. Terminal Functional Descriptions

(4)

(Sheet 1 of 2)

Name

Function

Notes

Type

Signal

Input/Output Signals

inp[0:33]

Positive differential high-speed input data

PCML

inn[0:33]

Negative differential high-speed input data

PCML

outp[0:33]

Positive differential high-speed output data

PCML

outn[0:33]

Negative differential high-speed output data

PCML

xindis

Hardware disable of all Inputs (active low, with internal pulldowns)

CMOS

xoutdis

Hardware disable of all outputs (active low, with internal pulldowns)

CMOS

a[7:0]

8 Bit parallel address (bit-7: MSB, bit-0: LSB)

CMOS

d[5:0]

6 low bits of 8-bit parallel data (bit-0: LSB)

I/O

CMOS

d[6]/di

7th bit of parallel data / serial data input

I/O

CMOS

d[7]/do

8th bit of parallel data (MSB) / serial data output

I/O

CMOS

Hardware Control

r/xw

Parallel I/0: H = read, L = write

CMOS

xds/sclk

Parallel I/0: data latch, serial I/0: serial clock (hysteresis)

CMOS

xcs

Serial/parallel: active low I/O enable

CMOS

inp/n[16]

Active Configuration

Latch

(slave FF bank)

Input Configuration

Latch

(master FF bank)

Parallel

Serial I/0

and

General

Registers

xset

Data Decode

Data

Write

Data

Read

a[7:0]
d[5:0]

r/xw

d[6]/di

d[7]/do

xds/sclk

ser/xpar

xcs

xrst

xtest

clktxp/n

PRBS

-1

xentx

dotxp/n

trig

PRBS

-1

perror

xrstrx

xenrx

clkrxp/n

dirxp/n

Counter

xindis

17 x 17

Differential

Crosspoint

Output

Buffer

(PCML)

inp/n[0]
inp/n[1]

outp/n[0]
outp/n[1]

Input

Buffer

(PCML)

outp/n[16]

xoutdis

Differential I/O
Single-ended I/O

Legend

Equalization

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 6 of 37

Mindspeed TechnologiesTM

ser/xpar

Serial/parallel I/O select: H = serial, L = parallel

CMOS

xrst

Hardware reset (active low)

CMOS

xtest

Mindspeed Technologies test pin (active low)

CMOS

xset

xSET pin (active low) to switch more then one channel at once

CMOS

dotxp

Positive differential data for 2n-1 pseudorandom signal generator

PCML

dotxn

Negative differential data for 2n-1 pseudorandom signal generator

PCML

clktxp

Positive differential clock for 2n-1 pseudorandom signal generator

PCML

clktxn

Negative differential clock for 2n-1 pseudorandom signal generator

PCML

xentx

Enable 2n-1 pseudorandom signal generator clock

CMOS

trig

CLKTX/16 for use as a scope trigger

PCML

dirxp

Positive differential data for 2n-1 pseudorandom signal receiver

PCML

dirxn

Negative differential data for 2n-1 pseudorandom signal receiver

PCML

clkrxp

Positive differential clock for 2n-1 pseudorandom signal receiver

PCML

clkrxn

Negative differential clock for 2n-1 pseudorandom signal receiver

PCML

xenrx

Enable 2n-1 pseudorandom RX clock/data (active low)

CMOS

xrstrx

PRBS Rx reset (active low)

CMOS

perror

Receiver bit error flag: latches H on first error

CMOS

Analog and Digital Power

aoutv

Positive supply for crosspoint output drivers

PWR

aoutv

Negative supply for crosspoint output drivers

PWR

ainv

Positive supply for crosspoint core, input, and PRBS

PWR

ainv

Negative supply for crosspoint core, input, and PRBS

PWR

Positive supply for digital control

PWR

Negative supply for digital control

PWR

Notes:

1. Higher input sensitivity and common-mode range over standard PECL.
2. Analog supplies on separate plane in packages; digital supplies do not use package planes.
3. Trig output has a voltage swing of 150 mV peak-to-peak.
4. Internal pull-up resistors on all CMOS inputs unless otherwise noted.

Table 1. Terminal Functional Descriptions

(4)

(Sheet 2 of 2)

Name

Function

Notes

Type

Signal

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 7 of 37

Mindspeed TechnologiesTM

Table 2. High-speed PCML RF Electrical Specifications

(1)

Parameter

Notes

Minimum

Typical

Maximum

Units

Input bit rate (NRZ data)

3.2

Gbps

Total (random + deterministic) Output jitter (single channel
input only) (RMS)

7.2

Total (random + deterministic) Output jitter (single channel
input only) (peak-to-peak)

Total (random+ deterministic) Output jitter with 33 interfer-
ing channels (RMS)

7.7

Total (random + deterministic) Output jitter with 33 interfer-
ing channels (peak-to-peak)

Rise time/fall time (20 to 80 %)

120

Output return loss (40 MHz to 2.5 GHz)

2, 3

Output return loss (2.5 GHz to 5 GHz)

2, 3

Input return loss (40 MHz to 2.5 GHz)

2, 3

Input return loss (2.5 GHz to 5 GHz)

2, 3

Notes:

1. Recommended operating condition--see

Table 7

2. Input/output return loss typical performance.
3. RF parameters measured into a 50

load.

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 8 of 37

Mindspeed TechnologiesTM

Table 3. +3.3V CMOS DC Electrical Specifications

(1)

(2)

(3)

Symbol

Item

Minimum

Typical

Maximum

Units

Output logic high I

= 100

µA

2.9

3.3

Output logic low I

= 100

µA

0.0

0.05

Input logic high

2.0

Input logic low

0.3

0.8

Input current (logic high)

200

µA

Input current (logic low)

200

µA

Notes:
1. Recommended operating conditionsee

Table 7

2. 50 K

internal pull-ups on all CMOS inputs unless noted as pull-downs.

3. CMOS I/O's are TTL compatible, when the device is powered wth 3.3 V.

Table 4. +2.5V CMOS DC Electrical Specifications

(1)(2)

Symbol

Item

Minimum

Typical

Maximum

Units

Output logic high I

= 100

µA

2.3

2.45

Output logic low I

= 100

µA

0.0

0.05

Input logic high

2.0

Input logic low

0.3

0.8

Input current (logic high)

200

µA

Input current (logic low)

200

µA

Notes:
1. Recommended operating conditions--see

Table 7

2. 50 K

internal pull-ups on all CMOS inputs unless noted as pull-downs.

Table 5. +3.3V PCML DC Electrical Specifications

(1)

Parameter

Notes

Minimum

Typical

Maximum

Units

Input differential voltage (peak-to-peak)

2, 5

100

1200

Input common-mode voltage

3, 5

500

+100

Differential output voltage (peak-to-peak)

750

950

Maximum input high voltage

+300

Minimum input low voltage

800

Output logic high

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 9 of 37

Mindspeed TechnologiesTM

Output logic low

520

410

Notes:

1. Recommended operating condition--see

Table 7

2. Example 1200 mV

P-P

differential = 600 mV

P-P

for each single-ended terminal.

3. Common mode is defined as DC voltage shift on AC signal (actual values set after initial simulation).
4. Designed for DC coupled PCML or AC coupled CML, PECL, and ECL (ECL may require off-chip termination).
5. Input differential voltage and input common-mode voltage is constrained by the max./min. input voltages.

Table 6. +2.5 V PCML DC Electrical Specifications

(1)

Parameter

Notes

Minimum

Typical

Maximum

Units

Input differential voltage (peak-to-peak)

2, 5

100

1200

Input Common-mode Voltage

3, 5

- 500

+ 100

Differential Output Voltage (peak-to-peak)

700.0

900.0

Maximum input high voltage

+300

Minimum input low voltage

800

Output Logic High

- 35

Output Logic Low

- 470

- 385

Notes:

1. Recommended operating conditions - see

Table 7

2. Example 1200 mV differential peak-to-peak translates to 600 mV peak-to-peak for each single-ended terminal.
3. Common mode is defined as the DC voltage offset on an AC signal.
4. Designed for DC coupled PCML or AC coupled CML, PECL, ECL (ECL may require off-chip attenuation).
5. Input differential voltage and input common-mode voltage is constrained by the max/min input voltages.

Table 5. +3.3V PCML DC Electrical Specifications

(1)

Parameter

Notes

Minimum

Typical

Maximum

Units

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 10 of 37

Mindspeed TechnologiesTM

Table 7. Recommended Operating Conditions

Parameter

Notes

Symbol

Minimum

Typical

Maximum

Units

Core supply voltage

ainv

2.375

2.5/3.3

3.6

Output supply voltage

aoutv

2.375

2.5/3.3

3.6

Program supply voltage

2.375

2.5/3.3

3.6

Package case temperature

+85

°C

Case to ambient thermal resistance

2, 3

2.0

°C/W

Notes:

1. M21110 will operate with supply voltages between 2.5 V 5% and 3.3 V + 10%. All power supplies should be tied to the same level within the

device.

2. Please refer to the M21110 thermal application note for thermal management and heatsink recommendations for this device.
3. Case to ambient thermal resistance applicable with heatsink/airflow combination that yields

of 1.50

°C/W or better

Table 8. Power DC Electrical Specifications

(1)(2)

Symbol

Item

Notes

Minimum

Typical

Maximum

Units

AinI

AinV

: switch core/input buffer (PRBS off)

330

425

AoutI

AoutV

: output drivers (PRBS off)

370

475

: digital programming core logic

Pdiss

Total power dissipation (without PRBS)

1.75

3.2

AinI

: additional Pdiss with PRBS

170

200

Pdiss

Total power dissipation (with PRBS)

2.2

Notes:

1. Recommended operating conditions--see

Table 7

2. The initialization sequence described later in this data sheet must be executed in order to realize these power specifications.
3. Maximum computed at +3.6 V.
4. Typical computed at +2.5 V.
5. Power dissipation specified is with smartpower enabled.

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 12 of 37

Mindspeed TechnologiesTM

Serial Interface and Switch Programming

Introduction

The crosspoint switch uses +2.5 or 3.3 V CMOS interface levels to program the Switch State (SS). All control inputs have a 50 k

internal pull-up except for xInDis and xOutDis, which have internal pull-downs. The communication protocol may be either a serial
synchronous interface or an 8-bit parallel asynchronous interface. Either interface can:

1. Program the switch state

2. Individually enable/disable inputs/outputs

3. Access control registers and auxiliary functions

4. Read back the current state of the switch

This section details the operation of the I/O interface and switch programming. The auxiliary functions and address mapping are
explained in the section, Switch Function Details.

Register Concept

The various switch functions are controlled by 8-bit registers that are addressed by the 8-bit address (ADDR) bus. The register
contents are transferred via the 8-bit data (DATA) bus during a READ or WRITE.

Switch State Register Concept

The Switch State of the crosspoint switch uses a double buffered register. The Active Configuration Latch (ACL) holds the current
switch setting while the Input Configuration Latch (ICL) holds either the current switch setting or the next switch setting, depending on
the mode of operation.

The xSET Mode register (ADDR=E7h) selects the two modes of operation. DATA=00h enables Mode 1, which is the default mode
after a reset. In Mode 1, the switch state changes with each WRITE to the register that determines the SS. In the WRITE mode, as
xDS goes low, the input channel specified by DATA for the output selected by ADDR passes directly through the double buffer (ICL/
ACL), which routes the selected input to the newly selected output channel. On the rising edge of xDS, ICL and ACL both store (latch)
this SS.

Figure 3

represents a timing diagram for the Parallel I/O, Mode 1.

In Mode 2, the SS is written first to the ICL and the switch state does not change. With either the hardware or software xSET
command, the contents of the ICL transfer to the ACL, changing the SS. This mode allows 1 to 68 channels to change simultaneously.
The hardware xSET mode is enabled by DATA=10b written into xSET Mode (ADDR=E7h). On the falling edge of xSet, the contents of
the ICL pass to the ACL, changing the SS. On the rising edge of xSet, the SS is latched.

Figure 3

illustrates the timing for a parallel

write operation.

Figure 4

illustrates the timing for a parallel read operation.

Table 10

defines the timing specifications for parallel write

operations.

Table 11

defines the timing specifications for parallel read operations.

To enable the software xSet mode, where the xSet command is sent via a software command rather than a hardware command, a
value of 01h should be written into the xSET Mode register (address E7h). Once in the software xSet mode, an xSet command can be
issued with a write of any value to the software xSET register (address E8h). A write of any value to the software xSET register
(address E8h) will update the ACL with the current ICL contents and change the switch state.

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 14 of 37

Mindspeed TechnologiesTM

Table 10. Parallel Timing Specifications For Write Operations

Parameter

Description

Minimum

Typical

Maximum

tScs_w

xCS Falling Edge before xDS Falling Edge

5 ns

tHcs_w

xCS Hold after Rising Edge of xDS

0 ns

tHrw_w

R/xW Hold after Rising Edge of xDS

0 ns

tSrw_w

R/xW Setup before Falling Edge of xDS

9 ns

tTxDSl_w

xDS Low Period

5 ns

tTxDSh_w

xDS High Period

5 ns

tSA_w

Address Setup before Falling Edge of xDS

4 ns

tHA_w

Address Hold after Rising Edge of xDS

2 ns

tSD_w

Data Setup before Falling Edge of xDS

7 ns

tHD_w

Data Hold after Rising Edge of xDS

2 ns

tsetw

Hardware xSet pulse width

5 ns

tsets

Hardware xSet setup time

8 ns

Table 11. Parallel TIming Specifications For Read Operations

Parameter

Description

Minimum

Typical

Maximum

tScs_r

xCS Falling Edge before xDS Falling Edge

0 ns

tHcs_r

xCS Hold after Rising Edge of xDS

0 ns

tHrw_r

R/xW Hold after Rising Edge of xDS

0 ns

tSrw_r

R/xW Setup before Falling Edge of xDS

12 ns

tTxDSl_r

xDS Low Period

17 ns

tTxDSh_r

xDS High Period

17 ns

tSA_r

Address Setup before Falling Edge of xDS

6 ns

tHA_r

Address Hold after Rising Edge of xDS

2 ns

ta2out

Address Valid to Data Valid (on Read)

12 ns

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 15 of 37

Mindspeed TechnologiesTM

Parallel I/O Overview

Setting the hardware pin Ser/xPar low enables the parallel I/O mode. An 8-bit address bus addresses the register and a bi-directional
8-bit data bus can read and write the register contents. The active low data strobe (xDS) latches (stores) the data in the register on
the rising edge of xDS. The double buffer (ICL/ACL) is transparent to the data (mode 1) when xDS=L, so the SS will change on the
falling edge of xDS. On the rising edge of xDS, the switch state will be stored into the register. The active low pin xCS gates the I/O
and the R/xW gates whether a read or write operation is being performed. During a read operation, the current configuration of the
addressed channel is read back from the device if a read is to an output channel register, regardless of the contents of the ICL.

Serial I/O Overview

To configure the M21110 for the serial programming mode, the hardware pin Ser/xPar must be high. A serial I/O operation is initiated
when xCS transitions from a high state to a low state. Data is shifted in on SDI on the falling edge of SCLK, and shifted out on SDO
on the rising edge of SCLK. A 10-bit sequence addresses a register, as illustrated in

Figure 5

. The Start Bit (SB) is first in the bit

sequence, followed by the Operation Bit (OP) and the 8-bit ADDR (MSB first). For a write operation, an 8-bit DATA (MSB first) directly
follows the last address bit. The start bit is 1 in all cases, and the operation bit is 1 for a read and 0 for a write operation.

Figure 5. Serial Word Format

Figure 6

illustrates the serial Write mode timing diagram. To initiate a Write sequence, xCS goes low before the falling edge of SCLK.

On each falling edge of SCLK, the 18-bits consisting of the SB = 1, OP = 0, ADDR, and DATA, are latched into the input shift register.
The rising edge of xCS must occur before the falling edge of SCLK for the last bit. Upon receipt of the last bit, one additional cycle of
SCLK is necessary before the input DATA transfers from the input shift register to the addressed register. If consecutive read/write
cycles are being performed, it is not necessary to insert an extra clock cycle between read/write cycles, however one extra clock cycle
is needed after the last data bit of the final read/write cycle to complete the operation.

Figure 6. Serial Write Mode

A[7:0]

D[7:0]

17 16

Start Bit

Read/Write

Address

Data

LSB

MSB

LSB

Tdw

Tdh

Tds

Tens

Tclk

Twclk

SCLK

xCS

SDI

Tcs

Tch

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 16 of 37

Mindspeed TechnologiesTM

Figure 7

illustrates the serial Read mode timing diagram. To initiate a read sequence, xCS goes low before the falling edge of SCLK.

On each falling edge of SCLK, the 10-bits consisting of SB = 1, OP = 1, and the 8-bit ADDR are written to the serial input shift register
of the M21110. On the first rising edge following the address LSB, the SB and 8-bits of the DATA are shifted out on SDO. The first bit
output on SDO for a read operation is always 0.

Figure 7. Serial Read Mode

On a Write cycle, any bits that follow the expected number of bits are ignored, and only the first 16-bits following SB and OP are used.
On a Read cycle, any extra clock cycles will result in the repeat of the data LSB. An invalid SB or OP renders the operation undefined.
The falling edge of xCS always resets the serial operation for a new Read or Write cycle.

Table 12

contains the timing specifications

for the serial programming interface.

Table 12. Serial Interface Timing Specified at Recommended Operating Conditions

Symbol

Item

Notes

Minimum

Typical

Maximum

Units

Data width

Data hold time

Data setup time

ens

Enable setup time

Chip select setup time

Tclk - 2

Chip select hold time

rdd

Read data output delay

rds

Read data valid

Tclk-15

clk

SCLK period width

wclk

SCLK minimum low duration

Tclk - 5

Output rise time

Output fall time

Notes:

1. Edge rate in the high edge-rate mode.

SCLK

xCS

SDI

SDO

Trdd

Trds

Tdw

Tens

Tds

Tdh

Twclk

Tclk

Tcs

Tch

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 17 of 37

Mindspeed TechnologiesTM

Switch Function Details

Introduction

The many functions and options of the crosspoint can be accessed through hardware pins or by software via the serial/parallel
interface. In some cases, both software and hardware can access the same function. This section describes the various functions in
detail, which are listed in

Table 8

and

Table 9

Input Equalization

To reduce jitter caused by inter-symbol-interference (ISI), input equalization (IE) circuitry is integrated into each input channel of the
M21110. ISI is typically generated when the signal is routed through long PCB traces, cables, or backplane connectors. The IE circuit
for each input channel is enabled by default. The IE for each channel can be individually enabled/disabled through the "I/O Individual
Channel Enable" registers, odd numbered addresses 81A1h. Bit 3 of this register is used to enable or disable the IE. See

Table 13

for details on the register mapping to specific I/O's for these registers. Note that bit 2 of register EBh must be set to "1." Refer to

"Ini-

tialization Sequence" on page 18

Switch Setting

The previous section described the details of the programming interface for register writing, reading, and configuring the switch.

Table 17

lists the allowable addresses for the crosspoint switch. The input channel selection registers are mapped to the even

numbered addresses ADDR=00h...20h. ADDR 00h is assigned to output channel 0, ADDR 02h to output channel 1, and ADDR 20h
to output channel 16. DATA associated with ADDR are odd numbers from 01h to 21h and are mapped to the input channel that is
routed to the selected output. For example, if ADDR=06h and DATA=01h, then output #3 gets input #0. Refer to

Table 15

and

Table 16

for the programming details. To Read the current configuration of a particular output channel, the selected channel is

specified by ADDR and the resulting DATA is the input channel # routed to the selected output. The Next Switch State (NSS) in the
ICL cannot be read back if it differs from the ACL. The default state after power on is undefined for the M21110. Note that bit D[7] of
the register data (regardless of the serial or parallel interface option) is undefined for a READ and ignored for a WRITE.

Input/Output Enable

The xInDis and xOutDis pins will disable the inputs and outputs, respectively. Setting xInDis=L globally disables all inputs and,
conversely, setting xOutDis=L globally disables all outputs. Hardware disable has priority. If not hardware disabled, the inputs and
outputs can be individually enabled/disabled using the I/O individual channel enable registers (ADDR=80h...A1h).

Table 13

shows

the I/O control mapping for these registers. For the outputs, a disabled state implies turning off the output stage current source to save
power. With built-in pull-up resistors, both positive and negative outputs will default to the high logic state when disabled.

xRST/xTEST

The reset function provides a power-on reset and a general reset to default settings for all registers. The xTest pin is used by
Mindspeed Technologies for internal testing and should be tied to V

for normal operation. A hardware reset should be issued to the

M21110 after initial power up. To issue a hardware reset to the M21110, the xRST pin should be pulled low for a minimum of 20 ns and
then pulled to a high state. This will reset all registers to their default settings. Both the ICL and ACL are cleared resulting in the switch
core set to broadcast channel 0 to all channels. PRBS Tx and Rx are disabled and error flags are cleared. After a hardware or
software reset has been issued to the M21110, the recommened initialization sequence should be executed.

If xTest=L after reset, the switch core is in an undefined state and all inputs/outputs are enabled regardless of the I/O enable and I/O
individual channel enable registers' contents. These features are used for Mindspeed Technologies internal die testing. For normal
operation, xTest=H and xRst =H. Issuing a software reset requires two consecutive Writes to the software reset register (ADDR=EFh)
with DATA=01h. If the next Write is not to the software reset register, the register will clear and two additional consecutive Writes will
be needed. A third write to the software reset register is required to bring the device out of reset and restore all register settings to
their default values. A Hardware reset has priority over a software reset.

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 18 of 37

Mindspeed TechnologiesTM

Initialization Sequence

The M21110 requires a hardware reset after the initial power up. Following either a software or a hardware reset, the following
sequence should be executed in order to correctly initialize the M21110 for operation.

1. Set bit 2 of register EB to "1"

2. Write data = 44h to the following register addresses (hex): 1, 3, 5, 7, 9, B, D, F, 11, 13, 15, 17, 19, 1B, 1D, 1F, and 2143

Table 13. Bit Function for Individual Channel Enable Registers (Sheet 1 of 2)

Register Address

(hex)

Input Channel

Controlled

Output Chan-

nel Controlled

Bit 3: Bypass

Input Equalization

Bit 1: Enable/Dis-

able Input

Bit 0: Enable/Dis-

ableOutput

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 19 of 37

Mindspeed TechnologiesTM

Revision Code

A read from register ADDR=F0h (chip revision) results in a readback of the official chip version.

PRBS TX and RX

The PRBS TX section provides a NRZ PRBS pattern or a 22-bit programmable pattern. The data rate of the PRBS Tx output is
determined by the external clock, ClkTxP/ClkTxN (PCML), which is gated by setting the hardware pin external pin xEnTx=L or by
setting the pwr_tx bit of the PRBS power/enable (ADDR=E0h) register. With xEntx=L, output data updates with each rising edge of
ClkTxP. Note that a value of 01h needs to be written into register address E4h to establish the correct seed for the PRBS patterns.
The single-ended output Trig (ClkTxP/16) can be used as a scope trigger to observe the PRBS patterns. The Trig is a PCML output
with a minimum swing of 150 mV. The Trig pin is designed to drive 50

; however, the backmatch is 200 . Data output is via the

differential DoTxP/DoTxN (PCML) pins. The PRBS Rx section takes in a NRZ PRBS pattern and checks for any bit errors. The user
must provide a phase aligned differential clock and data signal for the PRBS receiver, which can be obtained by passing the data
through a clock and data recovery device and connecting the CDR clock and data outputs to the M21110 PRBS Rx inputs. ClkRxP/
ClkRxN clock and DiRxP/DiRxN data are both gated by the external pin xEnRx or the pwr_rx bit of the PRBS power/enable
(ADDR=E0h) register. The falling edge of ClkRxP is expected near the middle of the data eye as illustrated in

Figure 8

. The PRBS

Receiver Program timing parameters are listed in

Table 14

Figure 8. PRBS Receiver Timing

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

en_out

byp_eq

en_in

Table 13. Bit Function for Individual Channel Enable Registers (Sheet 2 of 2)

Register Address

(hex)

Input Channel

Controlled

Output Chan-

nel Controlled

Bit 3: Bypass

Input Equalization

Bit 1: Enable/Dis-

able Input

Bit 0: Enable/Dis-

ableOutput

CLKRXP/N

DIRXP/N

xENRX

s,RX

h,RX

en,RX

w,RX

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 20 of 37

Mindspeed TechnologiesTM

When the PRBS RX detects an error, PError will be high. The first and each subsequent error will increment an internal
8-bit counter (PRBS RX error count register ADDR=E2h). If the errors exceed 256 (counter overflow), the counter will stay at 255 until
a hardware or software reset. To read the RX error counter register requires a WRITE of any value to copy the current contents of the
running error register into the PRBS RX error count register. A subsequent READ yields the error count as of the last WRITE. The RX
reset can be initiated by the xRstRx pin or by the rst_rx bit in the PRBS control (ADDR=E1h) register. Upon reset, the PRBS RX error
counter clears and PError resets.

PRBS RX error count will always contain the current value of the error count register. Dividing the value by the time of the test is a
rough estimate of the bit error rate. If there has been more that 256 errors, the PRBS RX error count register will always read FFh until
cleared.

The PRBS pattern length register (ADDR=E3h) sets the pattern length (n) of a 2

-1 pattern. D1 and D0 (rxlen) set the length of the

PRBS Rx and D2 is the rxcirc bit. If D2=L, then the first `n' bits check the input pattern. If the first 23-bits are error free, then each
additional error is counted once. If D2=H, the recirculation mode is enabled and the last `n' bits check the n+1 bit. If a bit error did
occur, the error bit would shift through the `n' bits of the reference resulting in multiple error counts due to one error. Bits D3 and D4
(txlen) determine the pattern length of the PRBS TX. For both the rxlen and txlen:

Value 00b produces a 2

-1 pattern with the polynomial D7+D6+1.

Value 01b produces a 2

-1 pattern with the polynomial D15+D14+1

Value 10b produces a 2

-1 pattern with the polynomial D23+D18+1

Value 11b produces a repeating 22-bit pattern.

For the 2

-1, the higher bit patterns conform to the specification, Consultative Committee on Industrial Telegraph and Telephony

(CCITT) Rec. 0.151. The lower pattern is commonly used with commercially available bit error rate testers. The 22-bit pattern is a
repeating user-programmed pattern. The error counter will work with all four patterns.

The TX starting pattern used for all four pattern modes can be user programmed with the three PRBS pattern registers, ADDR=E4
through E6h. ADDR=E4h specifies the first 8-bits (Pattern[0 .. 7] of the user pattern, ADDR=E5h specifies the next 8 bits (Pattern[8 ..
15]), and ADDR=E6h specifies the highest seven bits (Pattern[16 .. 22]). An rst_tx and rst_rx (software) needs to be invoked for both
the RX and TX.

To save power, both the PRBS Tx and Rx can be powered off. The PRBS Power/Enable register, ADDR=E0h, controls these
functions.

Table 14. PRBS Receiver Timing

Parameter

Description

Min

Typical

Max

en,

Rx En setup time before falling edge of CLKRx

15 ns

Rx setup time before falling edge of CLKRx

15 ps

30 ps

Rx hold time after falling edge of CLKRx

95 ps

50 ps

Pulse width of CLKRx

310 ps

402 ps

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 21 of 37

Mindspeed TechnologiesTM

Core Power Saving

The CoreCtrl register enables the core power-saving modes. Register CoreCtrl[1] = 0 powers down the switch core and the PRBS Tx/
Rx (default power on).

core control (default).

Smartpower reduces power dissipation by as much as 30% by automatically powering down unused circuitry in the switch core once
a switch configuration has been programmed. When the switch configuration is changed, Smartpower will enable/diable the
necessary mux circuitry within the switch core. The actual power savings will vary across different switch configurations. This process
takes approximately 10 ns to complete and will increase the time required to reconfigure the switch core. In applications where the
switch core will be left in the same state for a relatively long period of time this is typically not an issue and is worth the power savings.
In applications where the minimum switch reconfiguration time is needed, such as packet switching applications, Smartpower can be
disabled through software.

Digital Slope Control

High speed interface operation requires high speed rise and fall times throughout the IC and it is possible to generate jitter with the
digital control. To minimize this effect, realizing that not all applications will require the fastest programming times, register SlewCtrPd
sets the drive strength of the data output drivers.

Registers

The channel programming register addresses are offset with respect to the actual output channel number, as shown in

Table 15

Table 15. Output Channel Number Offsets for Programming of Input Channel Selection Registers

M21110 Output

Channel No.

Register Address(Hex)

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 23 of 37

Mindspeed TechnologiesTM

Table 17. Register Summary

(1)

(2)

Address

Register Name

R/W In#Data to Out#0

D[6]

D[5]

D[3]

D[2]

D[1]

D[0]

R/W In#Data to Out#1

D[6]

D[5]

D[3]

D[2]

D[1]

D[0]

R/W In#Data to Out#2

D[6]

D[5]

D[3]

D[2]

D[1]

D[0]

R/W In#Data to Out#16
(Note 3)

D[6]

D[5]

D[3]

D[2]

D[1]

D[0]

Enable Out Channel #0
(Note 4)

ioen[0]

Enable In Ch. #0 (Note 4)

ioen[2]

ioen[1]

ioen[0]

Enable Out Channel #1
(Note 4)

ioen[0]

Enable In Ch. #15 (Note
4)

ioen[2]

ioen[1]

ioen[0]

Enable Out Channel #16
(Note 4)

ioen[0]

Enable In Ch#16 (Note 4)

ioen[2]

ioen[1]

ioen[0]

prbs power

pwr_trig

pwr_tx

pwr_rx

en_tx

en_rx

prbs control

rst_tx

rst_rx

prbs RX error count

rxerr[7]

rxerr[6]

rxerr[5]

rxerr[4]

rxerr[3]

rxerr[2]

rxerr[1]

rxerr[0]

prbs pattern length

txlen[1]

txlen[0]

rxcirc

rxlen[1]

rxlen[0]

prbs pattern [7:0]

pat[7]

pat[6]

pat[5]

pat[4]

pat[3]

pat[2]

pat[1]

pat[0]

prbs pattern [15:8]

pat[15]

pat[14]

pat[13]

pat[12]

pat[11]

pat[10]

pat[9]

pat[8]

prbs pattern [22:16]

pat[22]

pat[21]

pat[20]

pat[19]

pat[18]

pat[17]

pat[16]

xSET mode

xset[1]

xset[0]

software xSET

Mindspeed reserved

1 (Note 5)

core control

en_refs

en_lp

slope control internal

muxdrv

coredrv[1]

coredrv[0]

ifdrv[1]

Ifdrv[0]

clkdrv[1]

clkdrv[0]

slope control pad

paddrv[1]

paddrv[0]

software reset

srst[0]

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 24 of 37

Mindspeed TechnologiesTM

Table 18. Register Description

chip revision

rev[7]

rev[6]

rev[5]

rev[3]

rev[2]

rev[1]

rev[0]

Notes:

1. D[7] ... D[0] represent the internal bus which is mapped to the registers in both the serial and parallel mode.
2. Blank registers bits are undefined and should be set to 0 unless otherwise noted.
3. See

Table 15

and

Table 16

for programming details.

4. See

Table 13

for programming details.

5. This bit must be set to 1. Refer to

"Initialization Sequence" on page 18

00-20h: Input Channel Selection (even numbered registers only)

D[7:0]

inchannel

Select input channel to route to addressed output
In#0 = 01h, In#1 = 03h,...In#33 = 43h (See

Table 16

Default D[7:0] = 00h

80-A1h: I/O Individual Channel Enable (see

Table 13

for more details)

ioen[2]

byp_eq

0: Input equalization is enabled (default)
1: Input equalization is bypassed

ioen[1]

en_in

0: Input off (default)
1: Input on

ioen[0]

en_out

0: Output off (default)
1: Output on

E0h: PRBS Power

pwr_trig

0: TX PRBS trigger power down (default)
1: TX PRBS trigger powered up

pwr_tx

0: TX PRBS power down (default)
1: TX PRBS powered up

pwr_rx

0: RX PRBS power down (default)
1: RX PRBS powered up

en_tx

0: TX PRBS disabled (default)
1: TX PRBS enabled

en_rx

0: RX PRBS disabled (default)
1: RX PRBS enabled

Table 17. Register Summary

(1)

(2)

Address

Register Name

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 25 of 37

Mindspeed TechnologiesTM

Table 17. Register Description (Continued)

E1h: PRBS Control

rst_tx

0: normal operation (default)
1: reset TX shift register

rst_rx

0: normal operation (default)
1: reset RX shift register

E2h: PRBS RX error count

7..0

rxerr[7:0]

PRBS RX error count register (read only)

E3h: PRBS Pattern Length

4..3

txlen[1:0]

Selects TX PRBS pattern length.
00: 2

-1 (default)

01: 2

-1

10: 2

-1

11: 22-bit repeating pattern

rxcirc

0: recirculation mode disabled (default)
1: recirculation mode enabled

1..0

rxlen[1:0]

Selects RX PRBS pattern length.
00: 2

-1 (default)

01: 2

-1

10: 2

-1

11: 22-bit repeating pattern

E4h: PRBS Pattern [7:0]

7..0

pattern[7:0]

Value is being loaded into PRBS TX shift register when bit rst_tx = 1 (reg e1h, bit-1). Default =
00h. NOTE: Must be set to 01h for PRBS Tx operation.

E5h: PRBS Pattern [15:8]

7..0

pattern[15:8]

Value is being loaded into PRBS TX shift register when bit rst_tx = 1
(reg e1h, bit-1). Default = 00h

E6h: PRBS Pattern [22:16]

6..0

pattern[22:16]

Value is being loaded into PRBS TX shift register when bit rst_tx = 1
(reg e1h, bit-1). Default = 00h

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 26 of 37

Mindspeed TechnologiesTM

Table 17. Register Description (Continued)

E7h: xSET Mode

1..0

xset[1:0]

Selects the xSET mode.
00: ACL latches are transparent. Any switch setting written immediately affects the core
configuration. (default)
01: ACL latches are controlled through register e8h (software xSET).
10: ACL latches are controlled by pin xSET (hardware control).

E8h: software xSET

Register e7h (xSET mode) needs to be set to 1 in order for this register to have any function.
Any value written to this register will update the ACL with the data from the ICL.

EBh: Mindspeed reserved

This bit must be set to 1.

ECh: core control

en_refs

0: all references down
1: references powered up (default)

en_lp

Core SmartPowerTM control.
0: core fully powered
1: core in low power mode (default)

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 27 of 37

Mindspeed TechnologiesTM

Table 17. Register Description (Continued)

EDh: slope control internal

muxdrv

MUX SELECT LINE slopes.
0: High drive (default)
1: Low drive.

5:4

coredrv[1:0]

READ BACK SPEED (Read back slope control)
00: high drive (default)
01: medium drive
10: low drive
11: tiny drive

3:2

ifdrv[1:0]

WRITE SPEED (Write slope control)
00: high drive (default)
01: medium drive
10: low drive
11: tiny drive

1:0

clkdrv[1:0]

CLOCK distribution slope
00: high drive (default)
01: medium drive
10: low drive
11: tiny drive

EEh: slope control pad

1..0

paddrv[1:0]

PAD DRIVE.
00: high drive (default)
01: medium drive
10: low drive
11: three-state

EFh: software reset

srst0

Software reset: Needs two consecutive Writes with DATA = 01h.
If second Write is not a reset, register is cleared.
Default (DATA = 00h) third Write required to bring out of reset.

F0h: Chip revision

7:0

Rev [7:0]

Contains the chip revision ( read only )

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 30 of 37

Mindspeed TechnologiesTM

Table 19. Ball List Sorted by Ball Location (Sheet 1 of 3)

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

dvss

outp1

outn6

C11

avss

D16

E21

H30

dvss

outn1

aoutvdd

C12

outp15

D17

E22

H31

M30

dvdd

avss

outp10

C13

outn15

D18

E23

H32

M31

outp5

outn10

C14

avss

D19

E24

avss

H33

ainvdd

M32

aoutvdd

outn5

B10

aoutvdd

C15

D20

E25

ainvdd

H34

M33

outp0

avss

B11

outp14

C16

D21

E26

inn5

M34

outn0

outp9

B12

outn14

C17

avss

D22

E27

inn4

ainvdd

aoutvdd

outn9

B13

aoutvdd

C18

D23

E28

ainvdd

avss

outp4

avss

B14

C19

D24

E29

inp6

inp11

outn4

A10

outp13

B15

C20

avss

D25

E30

d[2]

inn10

aoutvdd

A11

outn13

B16

aoutvdd

C21

D26

xenrx

E31

J30

outp8

A12

avss

B17

C22

D27

E32

J31

N30

outn8

A13

B18

C23

avss

D28

avss

E33

ainvdd

J32

avss

N31

aoutvdd

A14

B19

aoutvdd

C24

D29

ainvdd

E34

J33

N32

outp12

A15

avss

B20

C25

D30

inn1

J34

N33

outn12

A16

B21

C26

dirxn

D31

inn0

ainvdd

N34

aoutvdd

A17

B22

aoutvdd

C27

xoutdis

D32

d[1]

avss

inp13

outp16

A18

avss

B23

C28

perror

D33

inp2

inp7

inp12

outn16

A19

B24

C29

D34

d[5]

inn6

inn11

aoutvdd

A20

B25

xtest

C30

inp1

F30

d[0]

avss

A21

avss

B26

clkrxn

C31

inp0

xrstrx

F31

K30

A22

B27

xrst

C32

xcs

ainvdd

F32

avss

K31

P30

aoutvdd

A23

B28

dirxp

C33

a[0]

F33

K32

P31

A24

avss

B29

C34

a[1]

F34

K33

P32

A25

B30

ainvdd

a[3]

ainvdd

K34

avss

P33

aoutvdd

A26

B31

d[3]

a[6]

avss

inp9

ainvdd

P34

A27

clkrxp

B32

d[7]/do

a[5]

inp3

inp8

inn13

A28

B33

xds/sclk

inn2

inn7

inn12

aoutvdd

A29

B34

a[7]

E10

d[6]/di

avss

ainvdd

A30

dvdd

xset

E11

G30

inp14

A31

dvdd

avss

E12

avss

G31

L30

aoutvdd

A32

a[2]

outp3

E13

G32

L31

R30

A33

a[4]

outn3

E14

G33

L32

R31

A34

r/xw

avss

D10

E15

G34

avss

L33

ainvdd

R32

dvss

aoutvdd

outp7

D11

E16

inp5

ainvdd

L34

R33

dvss

outp2

outn7

D12

E17

inp4

inn9

R34

dvdd

outn2

avss

D13

E18

inn3

inn8

ainvdd

aoutvdd

outp11

D14

E19

avss

ainvdd

avss

outp6

C10

outn11

D15

E20

d[4]

inp10

inp15

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 31 of 37

Mindspeed TechnologiesTM

inn14

avss

AD4

AH4

AK24

trig

AL30

xindis

AN2

AD5

AH5

AK25

AL31

avss

AN3

T30

Y30

AD30

AH30

AK26

AL32

avss

AN4

avss

T31

Y31

AD31

avss

AH31

AK27

AL33

AN5

T32

Y32

ainvdd

AD32

AH32

AK28

AL34

AN6

T33

avss

Y33

AD33

AH33

AK29

ainvdd

AM1

avss

AN7

T34

ainvdd

Y34

AD34

AH34

AK30

avss

AM2

AN8

AA1

ainvdd

AE1

AJ1

AK31

AM3

AN9

inp16

AA2

avss

AE2

AJ2

dotxp

AK32

cnxt_test

AM4

avss

AN10

inn15

ainvdd

AA3

AE3

AJ3

AK33

aoutvdd

AM5

AN11

avss

AA4

AE4

avss

AJ4

AK34

aoutvdd

AM6

AN12

AA5

AE5

AJ5

ainvdd

AL1

AM7

avss

AN13

U30

AA30

AE30

AJ30

avss

AL2

AM8

AN14

U31

AA31

avss

AE31

AJ31

ainvdd

AL3

aoutvdd

AM9

AN15

U32

ainvdd

AA32

AE32

AJ32

AL4

AM10

avss

AN16

avss

U33

AA33

AE33

avss

AJ33

AL5

AM11

AN17

ainvdd

U34

AA34

AE34

ainvdd

AJ34

AL6

aoutvdd

AM12

AN18

ainvdd

AB1

AF1

AK1

AL7

AM13

avss

AN19

inn16

avss

AB2

AF2

AK2

avss

AL8

AM14

AN20

ainvdd

AB3

AF3

ainvdd

AK3

AL9

aoutvdd

AM15

AN21

AB4

avss

AF4

AK4

AL10

AM16

avss

AN22

AB5

AF5

AK5

avss

AL11

AM17

AN23

V30

AB30

AF30

AK6

AL12

aoutvdd

AM18

AN24

V31

avss

AB31

AF31

AK7

AL13

AM19

avss

AN25

ainvdd

V32

AB32

AF32

AK8

avss

AL14

AM20

AN26

V33

AB33

avss

AF33

AK9

AL15

aoutvdd

AM21

AN27

V34

AB34

ainvdd

AF34

AK10

AL16

AM22

avss

AN28

ainvdd

AC1

AG1

AK11

avss

AL17

AM23

AN29

avss

AC2

AG2

AK12

AL18

aoutvdd

AM24

AN30

AC3

ainvdd

AG3

AK13

AL19

AM25

avss

AN31

avss

AC4

AG4

AK14

avss

AL20

AM26

clktxn

AN32

AC5

AG5

AK15

AL21

aoutvdd

AM27

AN33

W30

AC30

AG30

AK16

AL22

AM28

xentx

AN34

avss

W31

AC31

AG31

AK17

avss

AL23

AM29

AP1

W32

AC32

ainvdd

AG32

AK18

AL24

aoutvdd

AM30

ser/xpar

AP2

W33

avss

AC33

AG33

AK19

AL25

AM31

AP3

W34

ainvdd

AC34

AG34

AK20

avss

AL26

AM32

aoutvdd

AP4

AD1

ainvdd

AH1

AK21

AL27

dotxn

AM33

AP5

AD2

avss

AH2

AK22

AL28

ainvdd

AM34

AP6

ainvdd

AD3

AH3

AK23

avss

AL29

AN1

aoutvdd

AP7

Table 19. Ball List Sorted by Ball Location (Sheet 2 of 3)

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 33 of 37

Mindspeed TechnologiesTM

Table 20. Ball List Sorted by Ball Name (Sheet 1 of 3)

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

a[0]

ainvdd

AH1

aoutvdd AP10

avss

AN31 inn10

AC2

a[1]

ainvdd

AJ34

aoutvdd AP13

avss

T31

avss

inn11

AC3

a[2]

ainvdd

AK3

aoutvdd AP16

avss

Y33

inn12

AD1

a[3]

ainvdd

AL1

aoutvdd AP19

avss

U33

clkrxn

C31

inn13

AD2

a[4]

ainvdd

AL3

aoutvdd AP22

avss

clkrxp

B32

inn14

AD4

a[5]

ainvdd

AM1

aoutvdd AP25

avss

W31

clktxn

AN32 inn15

AE3

a[6]

ainvdd

AM34 aoutvdd AP28

avss

AB2

clktxp

AP32 inn16

AE4

a[7]

ainvdd

Y34

aoutvdd AP31

avss

AB31

cnxt_test AM4

inp0

AF1

ainvdd

aoutvdd

avss

AC4

d[0]

inp1

AF2

ainvdd

E34

aoutvdd

avss

AC33 d[1]

inp2

AF3

ainvdd

F32

aoutvdd

A11

avss

B11

avss

AE2

d[2]

inp3

AG1

ainvdd

aoutvdd

A14

avss

B14

avss

AE31

d[3]

inp4

AG2

ainvdd

H34

aoutvdd

A17

avss

B17

avss

AF4

d[4]

inp5

AG4

ainvdd

aoutvdd

A20

avss

B20

avss

AF33

d[5]

inp6

AH3

ainvdd

J32

aoutvdd

A23

avss

B23

avss

AH2

d[6]/di

inp7

AH4

ainvdd

aoutvdd

A26

avss

B26

avss

AH31 d[7]/do

inp8

AJ1

ainvdd

L34

aoutvdd

A29

avss

B29

avss

AJ4

dirxn

D31

inp9

AJ2

ainvdd

aoutvdd

A32

avss

AJ33

dirxp

C33

inp10

AJ3

ainvdd

M32

aoutvdd

avss

D10

avss

AL2

dotxn

AM33 inp11

AK1

ainvdd

aoutvdd

avss

D13

avss

AL8

dotxp

AK32 inp12

AK2

ainvdd

P34

aoutvdd

C12

avss

D16

avss

AL11

dvdd

inp13

ainvdd

aoutvdd

C15

avss

D19

avss

AL14

dvdd

inp14

A21

ainvdd

R32

aoutvdd

C18

avss

D22

avss

AL17

dvdd

inp15

A22

ainvdd

aoutvdd

C21

avss

D25

avss

AL20

dvdd

inp16

A24

ainvdd

U34

aoutvdd

C24

avss

D28

avss

AL23

dvss

A25

ainvdd

aoutvdd

C27

avss

E33

avss

AL26

dvss

A27

ainvdd

V32

aoutvdd

AM5

avss

AL29

dvss

A28

ainvdd

aoutvdd

AM6

avss

G31

avss

AM2

dvss

A30

ainvdd

AA3

aoutvdd

AM9

avss

AN3

inn0

A31

ainvdd

AA32

aoutvdd

AM12 avss

H33

avss

AN4

inn1

A33

ainvdd

AB1

aoutvdd

AM15 avss

avss

AN7

inn2

A34

ainvdd

AC34 aoutvdd

AM18 avss

K31

avss

AN10 inn3

ainvdd

AD3

aoutvdd

AM21 avss

avss

AN13 inn4

AA1

B33

ainvdd

AD32 aoutvdd

AM24 avss

L33

avss

AN16 inn5

AA2

B34

ainvdd

AE1

aoutvdd

AM27 avss

avss

AN19 inn6

AA4

B19

ainvdd

AF34

aoutvdd

AM30 avss

N31

avss

AN22 inn7

AB3

B22

ainvdd

AG3

aoutvdd

AP4

avss

AN25 inn8

AB4

B25

ainvdd

AG32 aoutvdd

AP7

avss

P33

avss

AN28 inn9

AC1

B28

M21110

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 34 of 37

Mindspeed TechnologiesTM

B31

E24

N34

AB30

AK7

AL22

AN21

B18

E25

AB32

AK8

AL24

AN23

B21

E26

P30

AB33

AK9

AL25

AN24

B24

E27

P31

AB34

AK10 nc

AL27

AN26

B27

E28

P32

AC5

AK11 nc

AL28

AN27

B30

E29

AC30 nc

AK12 nc

AL31

AN29

C19

E30

R30

AC31 nc

AK13 nc

AL32

AN30

C20

E32

R31

AC32 nc

AK14 nc

AL33

AN33

C22

F30

R33

AD5

AK15 nc

AL34

AP1

C23

F33

R34

AD30 nc

AK16 nc

AM3

AP3

C25

F34

AD31 nc

AK17

AM7

AP5

C26

G30

T30

AD33 nc

AK18

AM8

AP6

C28

G32

T32

AD34 nc

AK19

AM10

AP8

C29

G33

T33

AE5

AK20

AM11

AP9

C34

G34

T34

AE30

AK21

AM13

AP11

D20

H30

AE32

AK22

AM14

AP12

D21

H31

U30

AE33

AK23

AM16

AP14

D23

H32

U31

AE34

AK24

AM17

AP15

D24

J30

U32

AF5

AK25 nc

AM19 nc

AP17

D26

J31

AF30

AK26 nc

AM20 nc

AP18

D27

J33

V30

AF31

AK27 nc

AM22 nc

AP20

D29

J34

V31

AF32

AK28 nc

AM23 nc

AP21

D30

K30

V33

AG5

AK29 nc

AM25 nc

AP23

D34

K32

V34

AG30 nc

AK30 nc

AM26 nc

AP24

K33

AG31 nc

AK31 nc

AM28 nc

AP26

E10

K34

W30

AG33 nc

AK33 nc

AM29 nc

AP27

E11

W32

AG34 nc

AK34 nc

AM31 nc

AP29

E12

L30

W33

AH5

AL5

AM32 nc

AP30

E13

L31

W34

AH30

AL6

AN5

AP33

E14

L32

AH32

AL7

AN6

AP34

E15

Y30

AH33

AL9

AN8

AL4

E16

M30

Y31

AH34

AL10

AN9

AN1

E17

M31

Y32

AJ5

AL12

AN11 outn0

E18

M33

AA5

AJ30

AL13

AN12 outn1

E19

M34

AA30

AJ31

AL15

AN14 outn2

E20

AA31

AJ32

AL16

AN15 outn3

E21

N30

AA33

AK4

AL18

AN17 outn4

A10

E22

N32

AA34

AK5

AL19

AN18 outn5

B10

E23

N33

AB5

AK6

AL21 nc

AN20 outn6

C11

Table 20. Ball List Sorted by Ball Name (Sheet 2 of 3)

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

Name

Ball

M21110

Information in this document is provided in connection with Mindspeed Technologies, Inc. "Mindspeed" products. These
materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only.
Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to
specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the
information contained herein. Mindspeed shall have no responsibility whatsoever for conflicts or incompatibilities arising
from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document.
Except as provided in Mindspeed Terms and Conditions of Sale for such products, Mindspeed assumes no liability
whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING
TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT,
COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Mindspeed further does not warrant the accuracy or
completeness of the information, text, graphics or other items contained within these materials. Mindspeed shall not be
liable for any special, indirect, incidental, or consequential damages, including without limitation, lost revenues or lost
profits, which may result from the use of these materials.

Mindspeed products are not intended for use in medical, life saving or life sustaining applications. Mindspeed customers
using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify
Mindspeed for any damages resulting from such improper use or sale.

The following are trademarks of Mindspeed Technologies, Inc. the symbol M1, MindspeedTM, and "Build It FirstTM" Product
names or services listed in this publication are for identification purposes only, and may be trademarks of third parties.
Third-party brands and names are the property of their respective owners.

For additional disclaimer information, please consult Mindspeed Technologies Legal Information posted at:
http://www.mindspeed.com/, which is incorporated by reference.

Reader Response: Mindspeed Technologies, Inc. strives to produce quality documentation and welcomes your feedback.
Please send comments and suggestions to mailto:tech.pubs@mindspeed.com. For technical questions, or to talk to a field
applications engineer contact your local MindspeedTM sales office listed below. For literature send email request to
literature@mindspeed.com.

17 x 17 3.2 Gbps Crosspoint Switch with Input Equalization

21110-DSH-001-B, 3/27/03

Page 36 of 37

Mindspeed TechnologiesTM

Revision History

Name

Date

Package Data

500288A

2/5/02

Changed part number from M20100 to M21110.

500288B

2/9/02

Updated to Revision B.

21130-DSH-001-B

3/25/03

Changed document number to new numbering system. Revised parallel
timing diagrams and specifications tables and CMOS DC electrical
specifications tables.

World Wide Sales Companies

21110-DSH-001-B, 3/27/03

Page 37 of 37

MindspeedTechnologiesTM

Americas

US Southwest/Pacific Southwest

Newport Beach
Phone: (949) 579-3423
Fax: (949) 579-3020

US Northwest/Pacific Northwest

Santa Clara
Phone: (408) 423-4500
Fax: (408) 249-7113

US North Central

Illinois/Colorado

Phone: (630) 799-9352
Fax: (630) 799-9325

US South Central-Texas

Phone: (972) 735-1540
Fax: (972) 407-0639

Canada

Phone: (613) 271-2358
Fax: (613) 271-2359

US Northeast

Phone: 978-244-7680
Fax: 978-256-6868

US Southeast-North Carolina

Phone: (919) 858-9110
Fax: (919) 858-8669

US Florida / South America

Phone: (727) 799-8406
Fax: (727) 799-8306

US Mid-Atlantic-Pennsylvania

Phone: (215) 245-2470
Fax: (215) 244-9292

Asia

Taiwan

Phone: +88-62-8789-8366
Fax: +88-62-8789-8367

China - South

Phone: +86-230-0420
Fax: +86-230-0421

China-Central and North

Phone: +(86-21) 6350-5701
Fax: +(86-21)-6350-5702

Korea

Phone: +82-2-528-4301
Fax: +82-2-528-4302

Mindspeed Technologies Japan

Company Limited.

Phone: +(81-3) 5371 1520
Fax: +(81-3) 5371 1501

Europe

Europe Central

Germany, Switzerland Eastern Europe

Phone: +(49) 89 829 1320
Fax: +(49) 89 834 2734

Europe Mediterranean

Italy, Spain and Portugal

Phone: +(39) 0331 901082
Fax: +(39) 0331 901755

Europe-Israel/Greece and Turkey

Phone: +972-9-961-3173
Fax: +972-9-951-3924

Europe North

UK, Ireland and Scandinavia

Phone: +44 118 920 9500
Fax: +44 118 920 9595

Europe South

France, Belgium and Netherlands

Phone: +33 49300 6935
Fax: +33 49300 6868

Headquarters

Newport Beach

Mindspeed Technologies
4000 MacArthur Boulevard, East Tower
Newport Beach, CA 92660
Phone: (949) 579-3000
Fax: (949) 579-3200

www.mindspeed.com

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: M21110

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: M21110