ChipFind - документация

Электронный компонент: M30622MC-005GP

Скачать:  PDF   ZIP

Document Outline

Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
1
------Table of Contents------
Description
The M16C/62 group of single-chip microcomputers are built using the high-performance silicon gate CMOS
process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These
single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction
efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They
also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, indus-
trial equipment, and other high-speed processing applications.
The M16C/62 group includes a wide range of products with different internal memory types and sizes and
various package types.
Features
Memory capacity .................................. ROM (See Figure 1.1.4. ROM Expansion)
RAM 3K to 20K bytes
Shortest instruction execution time ...... 62.5ns (f(X
IN
)=16MH
Z
, V
CC
=5V)
100ns (f(X
IN
)=10MH
Z
, V
CC
=3V, with software one-wait) : Mask ROM, flash memory 5V version
142.9ns (f(X
IN
)=7MH
Z
, V
CC
=3V, with software one-wait) : One-time PROM version
Supply voltage ..................................... 4.2 to 5.5V (f(X
IN
)=16MH
Z
, without software wait) : Mask ROM, flash memory 5V version
4.5 to 5.5V (f(X
IN
)=16MH
Z
, without software wait) : One-time PROM version
2.7 to 5.5V (f(X
IN
)=10MH
Z
with software one-wait) : Mask ROM, flash memory 5V version
2.7 to 5.5V (f(X
IN
)=7MH
Z
with software one-wait) : One-time PROM version
Low power consumption ...................... 25.5mW ( f(X
IN
)=10MH
Z
, with software one-wait, V
CC
= 3V)
Interrupts .............................................. 25 internal and 8 external interrupt sources, 4 software
interrupt sources; 7 levels (including key input interrupt)
Multifunction 16-bit timer ...................... 5 output timers + 6 input timers
Serial I/O .............................................. 5 channels (3 for UART or clock synchronous, 2 for clock synchro-
nous)
DMAC .................................................. 2 channels (trigger: 24 sources)
A-D converter ....................................... 10 bits X 8 channels (Expandable up to 10 channels)
D-A converter ....................................... 8 bits X 2 channels
CRC calculation circuit ......................... 1 circuit
Watchdog timer .................................... 1 line
Programmable I/O ............................... 87 lines
Input port ..............................................
_______
1 line (P8
5
shared with NMI pin)
Memory expansion .............................. Available (to 1.2M bytes or 4M bytes)
Chip select output ................................ 4 lines
Clock generating circuit ....................... 2 built-in clock generation circuits
(built-in feedback resistor, and external ceramic or quartz oscillator)
Applications
Audio, cameras, office equipment, communications equipment, portable equipment
Timer ............................................................. 82
Serial I/O ..................................................... 112
A-D Converter ............................................. 152
D-A Converter ............................................. 162
CRC Calculation Circuit .............................. 164
Programmable I/O Ports ............................. 166
Electrical characteristic ............................... 181
Flash memory version ................................. 234
Central Processing Unit (CPU) ..................... 11
Reset ............................................................. 14
Processor Mode ............................................ 27
Clock Generating Circuit ............................... 40
Protection ...................................................... 49
Interrupts ....................................................... 50
Watchdog Timer ............................................ 70
DMAC ........................................................... 72
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
2
1
2 3
4 5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
P0
0
/D
0
P0
1
/D
1
P0
2
/D
2
P0
3
/D
3
P0
4
/D
4
P0
5
/D
5
P0
6
/D
6
P0
7
/D
7
P1
0
/D
8
P1
1
/D
9
P1
2
/D
10
P1
3
/D
11
P1
4
/D
12
V
REF
AV
SS
V
CC
X
IN
X
OUT
V
SS
RESET
CNVss
P8
7
/X
CIN
P8
6
/X
COUT
BYTE
P2
0
/A
0
(/D
0
/-)
P2
1
/A
1
(/D
1
/D
0
)
P2
2
/A
2
(/D
2
/D
1
)
P2
3
/A
3
(/D
3
/D
2
)
P2
4
/A
4
(/D
4
/D
3
)
P2
5
/A
5
(/D
5
/D
4
)
P2
6
/A
6
(/D
6
/D
5
)
P2
7
/A
7
(/D
7
/D
6
)
P3
0
/A
8
(/-/D
7
)
P3
1
/A
9
P3
2
/A
10
P3
3
/A
11
P3
4
/A
12
P3
5
/A
13
P3
6
/A
14
P3
7
/A
15
P4
0
/A
16
P4
1
/A
17
P4
2
/A
18
P4
3
/A
19
P7
4
/TA2
OUT
/W
P7
6
/TA3
OUT
P5
6
/ALE
P7
7
/TA3
IN
P5
5
/HOLD
P5
4
/HLDA
P5
3
/BCLK
P5
2
/RD
Vcc
Vss
P5
7
/RDY/CLK
OUT
P4
5
/CS1
P4
6
/CS2
P4
7
/CS3
AVcc
P6
3
/T
X
D
0
P6
5
/CLK
1
P6
6
/RxD
1
P6
7
/T
X
D
1
P6
1
/CLK
0
P6
2
/RxD
0
P10
0
/AN
0
P10
1
/AN
1
P10
2
/AN
2
P10
3
/AN
3
P9
3
/DA
0
/TB3
IN
P9
4
/DA
1
/TB4
IN
P9
5
/ANEX0/CLK4
P9
6
/ANEX1/S
OUT
4
P9
1
/TB1
IN
/S
IN
3
P9
2
/TB2
IN
/S
OUT
3
P8
0
/TA4
OUT
/U
P6
0
/CTS
0
/RTS
0
P6
4
/CTS
1
/RTS
1
/CTS
0
/CLKS
1
P7
2
/CLK
2
/TA1
OUT
/V
P8
2
/INT
0
P7
1
/RxD
2
/SCL/TA0
IN
/TB5
IN
P8
3
/INT
1
P8
5
/NMI
P9
7
/AD
TRG
/S
IN
4
P4
4
/CS0
P5
0
/WRL/WR
P5
1
/WRH/BHE
P9
0
/TB0
IN
/CLK3
P7
0
/T
X
D
2
/SDA/TA0
OUT
P8
4
/INT
2
P8
1
/TA4
IN
/U
P7
5
/TA2
IN
/W
P1
5
/D
13
/INT3
P1
6
/D
14
/INT4
P1
7
/D
15
/INT5
P10
7
/AN
7
/KI
3
P10
6
/AN
6
/KI
2
P10
5
/AN
5
/KI
1
P10
4
/AN
4/
KI
0
M16C/62 Group
P7
3
/CTS
2
/RTS
2
/TA1
IN
/V
Pin Configuration
Figures 1.1.1 and 1.1.2 show the pin configurations (top view).
PIN CONFIGURATION (top view)
Package: 100P6S-A
Figure 1.1.1. Pin configuration (top view)
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
3
1 2
3 4
5
6
7
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
P0
0
/D
0
P0
1
/D
1
P0
2
/D
2
P0
3
/D
3
P0
4
/D
4
P0
5
/D
5
P0
6
/D
6
P0
7
/D
7
P1
0
/D
8
P1
1
/D
9
P1
2
/D
10
P1
3
/D
11
P1
4
/D
12
V
REF
AV
SS
V
CC
X
IN
X
OUT
V
SS
RESET
CNVss
P8
7
/X
CIN
P8
6
/X
COUT
BYTE
P2
0
/A
0
(/D
0
/-)
P2
1
/A
1
(/D
1
/D
0
)
P2
2
/A
2
(/D
2
/D
1
)
P2
3
/A
3
(/D
3
/D
2
)
P2
4
/A
4
(/D
4
/D
3
)
P2
5
/A
5
(/D
5
/D
4
)
P2
6
/A
6
(/D
6
/D
5
)
P2
7
/A
7
(/D
7
/D
6
)
P3
0
/A
8
(/-/D
7
)
P3
1
/A
9
P3
2
/A
10
P3
3
/A
11
P3
4
/A
12
P3
5
/A
13
P3
6
/A
14
P3
7
/A
15
P4
0
/A
16
P4
1
/A
17
P4
2
/A
18
P4
3
/A
19
P7
4
/TA2
OUT
/W
P7
6
/TA3
OUT
P5
6
/ALE
P7
7
/TA3
IN
P5
5
/HOLD
P5
4
/HLDA
P5
3
/BCLK
P5
2
/RD
Vcc
Vss
P5
7
/RDY/CLK
OUT
P4
5
/CS1
P4
6
/CS2
P4
7
/CS3
AVcc
P6
3
/T
X
D
0
P6
5
/CLK
1
P6
6
/RxD
1
P6
7
/T
X
D
1
P6
1
/CLK
0
P6
2
/RxD
0
P10
0
/AN
0
P10
1
/AN
1
P10
2
/AN
2
P10
3
/AN
3
P9
3
/DA
0
/TB3
IN
P9
4
/DA
1
/TB4
IN
P9
5
/ANEX0/CLK4
P9
6
/ANEX1/S
OUT
4
P9
1
/TB1
IN
/S
IN
3
P9
2
/TB2
IN
/S
OUT
3
P8
1
/TA4
IN
/U
P8
0
/TA4
OUT
/U
P6
0
/CTS
0
/RTS
0
P6
4
/CTS
1
/RTS
1
/CTS
0
/CLKS
1
P8
2
/INT
0
P8
3
/INT
1
P8
5
/NMI
P9
7
/AD
TRG
/S
IN
4
P4
4
/CS0
P5
0
/WRL/WR
P5
1
/WRH/BHE
P9
0
/TB0
IN
/CLK3
P8
4
/INT
2
P7
2
/CLK
2
/TA1
OUT
/V
P7
1
/RxD
2
/SCL/TA0
IN
/TB5
IN
P7
0
/T
X
D
2
/SDA/TA0
OUT
P7
5
/TA2
IN
/W
P7
3
/CTS
2
/RTS
2
/TA1
IN
/V
P1
5
/D
13
/INT
3
P1
6
/D
14
/INT
4
P1
7
/D
15
/INT
5
P10
7
/AN
7
/KI
3
P10
6
/AN
6
/KI
2
P10
5
/AN
5
/KI
1
P10
4
/AN
4/
KI
0
M16C/62 Group
Figure 1.1.2. Pin configuration (top view)
Package: 100P6Q-A
PIN CONFIGURATION (top view)
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
4
Block Diagram
Figure 1.1.3 is a block diagram of the M16C/62 group.
Block diagram of the M16C/62 group
Timer
Timer TA0 (16 bits)
Timer TA1 (16 bits)
Timer TA2 (16 bits)
Timer TA3 (16 bits)
Timer TA4 (16 bits)
Timer TB0 (16 bits)
Timer TB1 (16 bits)
Timer TB2 (16 bits)
Timer TB3 (16 bits)
Timer TB4 (16 bits)
Timer TB5 (16 bits)
Internal peripheral functions
Watchdog timer
(15 bits)
DMAC
(2 channels)
D-A converter
(8 bits X 2 channels)
A-D converter
(10 bits
X
8 channels
Expandable up to 10 channels)
UART/clock synchronous SI/O
(8 bits
X
3 channels)
System clock generator
X
IN
-X
OUT
X
CIN
-X
COUT
M16C/60 series16-bit CPU core
I/O ports
Port P0
8
Port P1
8
Port P2
8
Port P3
8
Port P4
8
Port P5
8
Port P6
8
8
R0L
R0H
R1H
R1L
R2
R3
A0
A1
FB
R0L
R0H
R1H
R1L
R2
R3
A0
A1
FB
Registers
ISP
USP
Stack pointer
CRC arithmetic circuit (CCITT )
(Polynomial : X
16
+X
12
+X
5
+1)
Multiplier
7
8
8
Port P10
Port P9
Port P8
Port P7
Memory
Port P8
5
ROM
(Note 1)
RAM
(Note 2)
Note 1: ROM size depends on MCU type.
Note 2: RAM size depends on MCU type.
SB
FLG
PC
Program counter
Clock synchronous SI/O
(8 bits
X
2 channels)
Vector table
INTB
Flag register
Figure 1.1.3. Block diagram of M16C/62 group
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Description
5
Item
Performance
Number of basic instructions
91 instructions
Shortest instruction execution time
62.5ns(f(X
IN
)=16MH
Z
, V
CC
=5V)
100ns (f(X
IN
)=10MH
Z
, V
CC
=3V, with software one-wait)
: Mask ROM, flash memory 5V version
142.9ns (f(X
IN
)=7MH
Z
, V
CC
=3V, with software one-wait)
: One-time PROM version
Memory
ROM
(See the figure 1.1.4. ROM Expansion)
capacity
RAM
3K to 20K bytes
I/O port
P0 to P10 (except P8
5
)
8 bits x 10, 7 bits x 1
Input port
P8
5
1 bit x 1
Multifunction TA0, TA1, TA2, TA3, TA4
16 bits x 5
timer
TB0, TB1, TB2, TB3, TB4, TB5
16 bits x 6
Serial I/O
UART0, UART1, UART2
(UART or clock synchronous) x 3
SI/O3, SI/O4
(Clock synchronous) x 2
A-D converter
10 bits x (8 + 2) channels
D-A converter
8 bits x 2
DMAC
2 channels (trigger: 24 sources)
CRC calculation circuit
CRC-CCITT
Watchdog timer
15 bits x 1 (with prescaler)
Interrupt
25 internal and 8 external sources, 4 software sources, 7 levels
Clock generating circuit
2 built-in clock generation circuits
(built-in feedback resistor, and external ceramic or quartz oscillator)
Supply voltage
4.2 to 5.5V (f(X
IN
)=16MH
Z
, without software wait)
: Mask ROM, flash memory 5V version
4.5 to 5.5V (f(X
IN
)=16MH
Z
, without software wait)
: One-time PROM version
2.7 to 5.5V (f(X
IN
)=10MH
Z
with software one-wait)
: Mask ROM, flash memory 5V version
2.7 to 5.5V (f(X
IN
)=7MH
Z
with software one-wait)
: One-time PROM version
Power consumption
25.5mW (f(X
IN
) = 10MH
Z
, V
CC
=3V with software one-wait)
I/O
I/O withstand voltage
5V
characteristics Output current
5mA
Memory expansion
Available (to 1.2M bytes or 4M bytes)
Device configuration
CMOS high performance silicon gate
Package
100-pin plastic mold QFP
Table 1.1.1. Performance outline of M16C/62 group
Performance Outline
Table 1.1.1 is a performance outline of M16C/62 group.