ChipFind - документация

Электронный компонент: NL6448AC33-18

Скачать:  PDF   ZIP

Document Outline

2000
DATA SHEET
DESCRIPTION
NL6448AC33-18A is a TFT (thin film transistor) active matrix color liquid crystal display (LCD) comprising
amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight. NL6448AC33-18A has
a built-in backlight. Backlight includes long life lamps, which are replaceable.
The 26 cm diagonal display area contains 640
480 pixels and can display 262144 colors simultaneously.
NL6448AC33-18A is suitable for factory automation use, because luminance is higher, and viewing direction is
selectable by switching display scan direction.
FEATURES
Reverse function (user set up)
6-bit digital RGB signals
3.3 V operation (5.0 V available)
Data enable function (DE/Fixed mode select: user set up)
Smooth polarizer surface (No antiglare treatment)
Incorporated edge type backlight (Two lamps, with inverter, bright/dark selectable)
Backlight tube replaceable (refer to the tube replace manual for NL6448AC33-18A)
APPLICATIONS
Industrial PC
Display terminals for control system
Monitors for process controller
Document No. EN0497EJ1V0DS00
Date Published February 2000 P
Printed in Japan
The information in this document is subject to change without notice.
Please confirm with the delivery specification before starting to design the system.
TFT COLOR LCD MODULE
NL6448AC33-18A
26 cm (10.4 inches), 640
480 pixels, 262144 colors,
Luminance adjustable, Non anti-glare panel
NL6448AC33-18A
2
Data Sheet EN0497EJ1V0DS00
STRUCTURE AND FUNCTIONS
A TFT color LCD module comprises a TFT LCD panel, LSIs for driving liquid crystal, and the backlight. The
TFT LCD panel is composed of a TFT array glass substrate superimposed on a color filter glass substrate with
liquid crystal filled in the narrow gap between two substrates. The backlight apparatus is located on the backside
of the LCD panel.
RGB (red, green, blue) data signals from a source system is modulated into a form suitable for active matrix
addressing by the onboard signal processor and sent to the driver LSIs which in turn addresses the individual
TFT cells.
Acting as an electro-optical switch, each TFT cell regulates light transmission from the backlight assembly
when activated by the data source. By regulating the amount of light passing through the array of red, green,
and blue dots, color images are created with clarity.
BLOCK DIAGRAM
Digital
signal
processor
LCD timing
controller
Power
supply
circuit
Level
shift
H-driver
Backlight
V-driver
1920 lines
480 lines
TFT LCD panel
H : 640
3 (R, G, B)
V : 480
LSls
Drivers
R0R5
G0G5
B0B5
CLK
Hsync
Vsync
DE/Fixed mode select
V
CC
V
DDB
SW5
Scan select
SW1 - SW 4
GND (SG)
Frame
GNDB
Inverter
DE
BRTC
BRTH
BRTL
BRTHL
Note 1.
Frame and GNDB (Backlight ground) are contacted at the lamp holder.
NL6448AC33-18A
3
Data Sheet EN0497EJ1V0DS00
OUTLINE OF CHARACTERISTICS
(at room temperature)
Display area
211.2 (H)
158.4 (V) mm
Drive system
a-Si TFT active matrix
Display colors
262144 colors
Number of pixels
640
480 pixels
Pixel arrangement
RGB vertical stripe
Pixel pitch
0.33 (H)
0.33 (V) mm
Module size
243.0 (H)
185.1 (V)
10.5 typ. (D) mm
Inverter size
25.0 (H)
105.0 (V)
10.2 max. (D) mm
Weight
470 g (typ.) + 15 g (typ., inverter)
Contrast ratio
150:1 (typ.)
Viewing angle (more than the contrast ratio of 10:1)
Horizontal : 45 (typ. left side, right side)
Vertical
: 30 (typ. up side), 20 (typ. down side)
Designed viewing direction
Wider viewing angle with contrast ratio
: up side (12 o'clock, normal scan)
: down side (6 o'clock, reverse scan)
Wider viewing angle without image reversal
: down side (6 o'clock, normal scan)
: up side (12 o'clock, reverse scan)
Optimum grayscale (
= 2.2): perpendicular
Color gamut
56 % (typ. center, to NTSC)
Response time
40 ms (max.), "white 100%" to "black 10%"
Luminance
200 cd/m
2
(typ.)
Signal system
6-bit digital signals for each of RGB primary colors, synchronous signals
(Hsync, Vsync), dot clock (CLK)
Supply voltages
3.3 V [5.0 V] (Logic, LCD driving), 12 V (Backlight)
Backlight
Edge light type: two cold cathode fluorescent lamp (cold cathode type)
Power consumption
6.8 W (typ. at 3.3 V, 12.0 V)
GENERAL SPECIFICATIONS
Item
Specification
Unit
Module size
243.0
0.5 (H)
185.1
0.5 (V)
11.0 max. (D)
mm
Invertor size
25.0
0.5 (H)
100
+0.7
(V)
10.2 max. (D)
mm
Display area
211.2 (H)
158.4 (V)
mm
Number of pixels
640 (H)
480 (V)
pixel
Dot pitch
0.11 (H)
0.33 (V)
mm
Pixel pitch
0.33 (H)
0.33 (V)
mm
Pixel arrangement
RGB (Red, Green, Blue) vertical stripe
Display colors
262144
color
Weight
Module: 480 (max.) + Inverter: 20 (max.)
g
0.3
NL6448AC33-18A
4
Data Sheet EN0497EJ1V0DS00
ABSOLUTE MAXIMUM RATINGS
Parameter
Symbol
Rating
Unit
Remarks
Supply voltage
V
CC
0.3 to 6.5
V
T
a
= 25 C
Input voltage
V
I
0.3 to 6.5
V
V
I
V
CC
< 3.0
Storage temp.
T
ST
20 to 60
C
Operating temp.
T
OP
0 to 50
C
Module surface
Note 1
Humidity
RH
95 % relative humidity
T
a
40 C
No condensation
85 % relative humidity
40 < T
a
50 C
Absolute humidity shall not
T
a
> 50 C
exceed T
a
= 50 C,
85 % relative humidity level.
Note 1.
Measured at the display area
ELECTRICAL CHARACTERISTICS
(1) Logic, LCD driving
T
a
= 25 C
Parameter
Symbol
Min.
Typ.
Max.
Unit
Remarks
Supply voltage
V
CC
3.0
3.3
3.6
V
V
CC
= 3.3 V
(4.75)
(5.0)
(5.25)
(V
CC
= 5.0 V)
Logic input "L" voltage
V
IL
0
V
CC
0.3
V
CMOS level
Logic input "H" voltage
V
IH
V
CC
0.7
V
CC
V
Supply current
I
CC
*
1
300
400
mA
V
CC
= 3.3 V
(200)
(300)
mA
(V
CC
= 5.0 V)
*1. Checker flag pattern (in EIAJ ED-2522)
(2) Backlight
T
a
= 25 C
Parameter
Symbol
Min.
Typ.
Max.
Unit
Remarks
Supply voltage
V
DDB
11.4
12.0
12.6
V
Supply current
I
DDB
480
550
mA
200cd/m
2
( typ.)
SUPPLY VOLTAGE SEQUENCE
Note 1.
The supply voltage for input signals
should be same as V
CC
.
Note 2.
Apply V
DDB
within the LCD operation
period. When the backlight turns on
before LCD operation or the LCD op-
eration turns off before the backlight
turns off, the display may momentarily
become white.
Note 3.
When the power is off, please keep
whole signals (Hsync, Vsync, CLK, data)
low level or high impedance.
3.0 (4.75 V)
3.0 (4.75 V)
0s<t<35 ms
0s<t<35 ms
V
CC
Signals
Power-on
Power-off
NL6448AC33-18A
5
Data Sheet EN0497EJ1V0DS00
INTERFACE PIN CONNECTION
(1) Interface signals, power supply
Module side connector
Mating connector
CN1 DF9C-31P-1V (No. 1 to 31)
DF9-31S-1V or DF9M-31S-1R
Supplier: HIROSE ELECTRIC CO., LTD.
Pin No.
Symbol
Function
1
GND
Ground
2
CLK
Dot clock
3
Hsync
Horizontal sync.
4
Vsync
Vertical sync.
5
GND
Ground
6
R0
Red data (LSB)
7
R1
Red data
8
R2
Red data
9
R3
Red data
10
R4
Red data
11
R5
Red data (MSB)
12
GND
Ground
13
G0
Green data (LSB)
14
G1
Green data
15
G2
Green data
16
G3
Green data
17
G4
Green data
18
G5
Green data (MSB)
Note 1. V
CC
: All V
CC
terminals should be connected to 3.3 V or 5.0 V.
Note 2. DE/Fixed mode select is set by SW5 on the rear side.
DE mode (factory set)
DE/Fixed mode set up switch
out of relation
SW5
SW1
SW2
SW3
SW4
Fixed mode
DE/Fixed mode set up switch
out of relation
SW5
SW1
SW2
SW3
SW4
Note 3. GND is connected to the frame of the LCD module.
Pin No.
Symbol
Function
19
GND
Ground
20
B0
Blue data (LSB)
21
B1
Blue data
22
B2
Blue data
23
B3
Blue data
24
B4
Blue data
25
B5
Blue data (MSB)
26
GND
Ground
27
DE
Data enable
28
V
CC
Power supply
29
V
CC
Power supply
30
N. C.
Non-connection
31
N. C.
Non-connection
LSB : Least Significant Bit
MSB : Most Significant Bit