ChipFind - документация

Электронный компонент: NHI-1591RT

Скачать:  PDF   ZIP
National Hybrid, Inc.
Mil-Std-1553/1760
Remote Terminal Products
User's Manual
Version 3.2
April 1996
The information provided in this document is believed to be accurate; however, no responsibility is assumed by NATIONAL HYBRID, INC. for its
use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.
2200 SMITHTOWN AVENUE, RONKONKOMA, NY 11779
TELEPHONE (516) 981-2400 FAX 516-981-2445 Sales FAX 516-981-8888
Table of Contents
1.0
SCOPE
4
2.0
APPLICABLE DOCUMENTS
4
3.0
INTRODUCTION
4
3.1
FEATURES
4
3.2
BLOCK DIAGRAM
5
3.3
PROTOCOL CHIP DESCRIPTION
7
3.3.1
HOST BUS INTERFACE UNIT
7
3.3.2
I/O BUS INTERFACE UNIT
7
3.3.3
INTERRUPT CONTROL UNIT
7
3.3.3.1
ICU REGISTERS
8
3.3.3.2
ICU FIFO
9
3.3.4
DUAL REDUNDANT 1553 FRONT END
9
3.3.4.1
MANCHESTER DECODER
9
3.3.4.2
MANCHESTER ENCODER
10
3.3.4.3
GAP COUNTER
10
3.3.4.4
NO RESPONSE COUNTER
10
3.3.4.5
MINIMUM RESPONSE TIME COUNTER
10
3.3.4.6
TIMEOUT COUNTER
10
3.3.5
MESSAGE PROCESSOR UNIT
10
3.4
HARDWIRE TERMINAL ADDRESS
11
4.0
DATA STRUCTURE
12
4.1
ADDRESS MAP
12
4.2
INTERNAL REGISTERS
13
4.2.1
CONTROL REGISTER
13
4.2.2
POINTER TABLE ADDRESS REGISTER
15
4.2.3
BASIC STATUS
15
4.2.4
INTERRUPT REQUEST REGISTER
16
4.2.5
INTERRUPT MASK REGISTER
16
4.2.6
INTERRUPT VECTOR REGISTER
16
4.2.7
AUXILIARY VECTOR REGISTER
16
4.2.8
REAL TIME CLOCK
17
4.2.8.1
REAL TIME CLOCK CONTROL REGISTER
17
4.2.9
FIFO READ
19
4.2.10
FIFO RESET
19
4.2.11
LAST COMMAND
19
4.2.12
LAST STATUS
19
4.2.13
RESET REMOTE TERMINAL
19
4.2.14
ENCODER STATUS
19
4.2.15
CONDITION REGISTER
20
4.2.16
ENCODER DATA REGISTER
20
4.2.17
ENCODER DATA TRANSMIT REQUEST
20
4.2.18
ENCODER COMMAND TRANSMIT REQUEST
21
4.2.19
EXTERNAL TERMINAL ADDRESS BUFFER
21
4.2.20
COMMAND OUTPUT PINS
21
-1-
4.2.21
I/O TAG REGISTER
22
4.3
DATA TABLES
22
4.3.1
MESSAGE ILLEGALITY
22
4.3.2
DATA TABLE TAG WORD
23
4.3.3
DATA TABLE POINTER
24
4.3.4
DATA TABLE BUFFERING SCHEME
24
4.3.4.1
RT RAM ACCESS
24
4.3.4.2
HOST RAM ACCESS
25
4.3.4.3
READ MODIFY WRITE RAM ACCESS
25
5.0
MODE CODE OPERATION
25
5.1
GENERAL
25
5.2
TABLE OF MODE CODE RESPONSES
26
5.2.1
DYNAMIC BUS CONTROL
26
5.2.2
SYNCHRONIZE WITHOUT DATA
26
5.2.3
TRANSMIT LAST STATUS WORD
26
5.2.4
INITIATE SELF TEST
27
5.2.5
TRANSMITTER SHUTDOWN
27
5.2.6
OVERRIDE TRANSMITTER SHUTDOWN
27
5.2.7
INHIBIT TERMINAL FLAG
28
5.2.8
OVERRIDE INHIBIT TERMINAL FLAG
28
5.2.9
RESET REMOTE TERMINAL
28
5.2.10
RESERVED MODE CODES
29
5.2.11
TRANSMIT VECTOR WORD
29
5.2.12
SYNCHRONIZE WITH DATA
30
5.2.13
TRANSMIT LAST COMMAND
30
5.2.14
TRANSMIT BIT WORD
31
5.2.15
SELECTED TRANSMITTER SHUTDOWN
31
5.2.16
OVERRIDE SELECTED TRANSMITTER SHUTDOWN
31
5.2.17
RESERVED MODE CODES
31
5.2.18
RESERVED MODE CODES
32
6.0
NHI-RT INITIALIZATION
32
6.1
NHI-RT INTERNAL INITIALIZATION
33
6.2
HOST INITIALIZATION OF NHI-RT
33
7.0
INTERRUPT HANDLING
34
7.1
HARDWARE INTERRUPT ACKNOWLEDGE
35
7.2
SOFTWARE INTERRUPT ACKNOWLEDGE
35
8.0
PIN FUNCTIONAL DESCRIPTION
35
8.1
GENERAL PURPOSE SIGNALS
35
8.2
HOST INTERFACE SIGNALS
35
8.3
I/O BUS INTERFACE SIGNALS
36
8.4
MIL-STD-1553B INTERFACE SIGNALS
37
9.0
PIN FUNCTIONS AND MECHANICAL DRAWINGS
38
9.1
NHI-1553RT
39
9.2
NHI-1553RTFP
40
9.3
NHI-1554RT
41
9.4
NHI-1554RTFP
42
9.5
NHI-1561RT/NHI-1591RT
43
-2-
9.6
NHI-1561RTFP/NHI-1591RTFP
44
9.7
NHI-1562RT/NHI-1592RT
45
9.8
NHI-1562RTFP/NHI-1592RTFP
46
9.9
NHI-1572RT
47
9.10
NHI-1572RTFP
48
9.11
NHI-1576RT
49
9.12
NHI-1576RTFP
50
9.13
GULL WING FORMED LEADS OPTION
51
9.14
MATING TRANSFORMER CROSS REFERENCE
51
10.0
ELECTRICAL CHARACTERISTICS
52
11.0
TIMING
54
11.1
TIMING NOTES
54
11.2
HOST READ, WRITE, AND READ-MODIFY-WRITE TABLE
55
11.3
I/O READ AND TERMINAL ADDRESS READ TABLE
55
11.4
I/O WRITE AND COMMAND WRITE TABLE
56
11.5
INTERRUPT ACKNOWLEDGE CYCLE TABLE
56
11.6
HOST WRITE CYCLE TIMING DIAGRAM
57
11.7
HOST READ CYCLE TIMING DIAGRAM
57
11.8
HOST READ-MODIFY-WRITE CYCLE TIMING DIAGRAM
58
11.9
INTERRUPT ACKNOWLEDGE CYCLE TIMING DIAGRAM
58
11.10
I/O WRITE CYCLE TIMING DIAGRAM
59
11.11
COMMAND WRITE CYCLE TIMING DIAGRAM
59
11.12
I/O READ CYCLE TIMING DIAGRAM
60
11.13
TERMINAL ADDRESS READ CYCLE TIMING DIAGRAM
60
11.14
RECEIVE COMMAND TIMING DIAGRAM
61
11.15
TRANSMIT COMMAND TIMING DIAGRAM
62
11.16
RESET TERMINAL MODE CODE TIMING DIAGRAM
63
12.0
ADDENDUM: NHI-1591RT SERIES OPERATION
64
13.0
ORDERING INFORMATION
66
-3-
1.0 SCOPE
This document defines the functional and electrical specification for National Hybrid's series of
MIL-STD-1553B Remote Terminals (NHI-RT).
2.0 APPLICABLE DOCUMENTS
MIL-STD-1553B, NOTICES I, II
MIL-STD-1760A, NOTICES I, II, III
EFA/STANAG-3838
3.0 INTRODUCTION
The NHI-RT is an intelligent interface between a dual redundant MIL-STD-1553B bus and a host
bus. The device contains two +5V transceivers, a single protocol chip, and an 8K byte RAM. All
the 1553 protocol as well as the RAM control and arbitration logic are contained in the protocol
chip. The NHI-RT implements all MIL-STD-1553B requirements and options for Remote
Terminals. The only external components required are 2 coupling transformers. Since the Remote
Terminal manages the 1553B protocol autonomously, host overhead is reduced to an absolute
minimum.
The NHI-RT appears to the host computer as 4K words of 16 bit-wide memory controlled by
standard RAM signals. The device can thus be easily interfaced with all popular processors and
buses.
3.1 FEATURES
The NHI-RT implements the following features:
-
Contains two +5 volt only transceivers.
-
Has onboard memory of 4K words by 16 bits wide.
-
Complies with all MIL-STD-1553B Notice I and II requirements and options.
-
Complies with MIL-STD-1760A Notices I, II, and III.
-
Complies with EFA/STANAG-3838 requirements for Eurofighter Aircraft.
-
Interfaces with a dual redundant 1553 bus.
-
Accesses data tables via pointers residing in RAM which facilitates multiple
buffering (buffers can be changed without moving data) and promotes efficient use
of RAM space (data tables can have programmable sizes and locations).
-
Message Illegality is internally programmable. DOES NOT require external
PROMS or glue logic.
-
Employs data tables with individual tag words which indicate whether or not the
data is valid, updated since last read, in the process of being updated, was received
via broadcast command, or has been lost (i.e., updated more than once by a receive
message before being read).
-4-