NATIONAL HYBRID, Inc.
Multi-Protocol Data Bus Interface
NHi-RT Expanded Memory
Remote Terminals
User's Manual
Version 2000.11.29
November 2000
The information provided in this document is believed to be accurate; however, no responsibility is assumed by NATIONAL
HYBRID, INC. for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications
are subject to change without notice.
2200 Smithtown Avenue, Ronkonkoma, NY 11779
Telephone (631) 981- 2400 Data Bus Fax (631) 981- 2445
Website http: //www.nationalhybrid.com Email: databus@nationalhybrid.com
- -
1
TABLE OF CONTENTS
1.0.0
SCOPE
.
.
.
.
.
.
.
.
4
2.0.0
Nhi-RT PROTOCOL COMPLIANCE
.
.
.
.
4
3.0.0
INTRODUCTION
.
.
.
.
.
.
4
3.1.0
FEATURES
.
.
.
.
.
.
.
4
3.1.1
GENERAL FEATURES
.
.
.
.
.
4
3.1.2
REMOTE TERMINAL HIGHLIGHTS
.
.
.
.
5
3.2.0
BLOCK DIAGRAM
.
.
.
.
.
.
6
3.3.0
PROTOCOL CHIP DESCRIPTION
.
.
.
.
6
3.3.1
HOST BUS INTERFACE UNIT
.
.
.
.
.
7
3.3.2
I/O BUS INTERFACE UNIT
.
.
.
.
.
7
3.3.3
INTERRUPT CONTROL UNIT .
.
.
.
.
7
3.3.3.1
ICU REGISTERS
.
.
.
.
.
.
7
3.3.3.1.1
INTERRUPT DEFINITION TABLE
.
.
.
.
7
3.3.3.2
ICU FIFO
.
.
.
.
.
.
.
8
3.3.4
DUAL REDUNDANT FRONT END
.
.
.
.
8
3.3.4.1
MANCHESTER DECODER
.
.
.
.
.
8
3.3.4.2
MANCHESTER ENCODER
.
.
.
.
.
9
3.3.4.3
GAP COUNTER
.
.
.
.
.
.
9
3.3.4.4
RT - RT NO RESPONSE COUNTER
.
.
.
.
9
3.3.4.5
MINIMUM RESPONSE TIME COUNTER
.
.
.
9
3.3.4.6
FAIL -SAFE TIMEOUT COUNTER
.
.
.
.
9
3.3.5
MESSAGE PROCESSOR UNIT
.
.
.
.
9
3.4.0
RT HARDWIRE TERMINAL ADDRESS.
.
.
.
9
4.0.0
DATA STRUCTURE
.
.
.
.
.
.
10
4.1.0
ADDRESS MAP
.
.
.
.
.
.
10
4.2.0
INTERNAL REGISTERS
.
.
.
.
.
12
4.2.1
CONTROL
.
.
.
.
.
.
.
12
4.2.2
POINTER TABLE ADDRESS
.
.
.
.
.
13
4.2.3
BASIC STATUS
.
.
.
.
.
.
14
4.2.4
INTERRUPT REQUEST
.
.
.
.
.
15
4.2.5
INTERRUPT MASK
.
.
.
.
.
.
15
4.2.6
INTERRUPT VECTOR .
.
.
.
.
.
15
4.2.7
AUXILIARY VECTOR REGISTER
.
.
.
.
15
4.2.8
REAL- TIME CLOCK
.
.
.
.
.
.
16
4.2.9
RTC CONTROL REGISTER
.
.
.
.
.
16
4.2.10
FIFO READ
.
.
.
.
.
.
.
18
4.2.11
FIFO RESET .
.
.
.
.
.
.
18
4.2.12
LAST COMMAND REGISTER .
.
.
.
.
18
4.2.13
LAST STATUS REGISTER
.
.
.
.
.
18
4.2.14
RESET REMOTE TERMINAL
.
.
.
.
18
4.2.15
ENCODER STATUS
.
.
.
.
.
.
18
4.2.16
CONDITION REGISTER
.
.
.
.
.
19
4.2.17
ENCODER DATA REGISTER
.
.
.
.
19
4.2.18
ENCODER DATA TRANSMIT RQST
.
.
.
.
19
4.2.19
ENCODER COMMAND TRANSMIT REQUEST
.
.
19
4.2.20
EXTERNAL TERMINAL ADDRESS REGISTER
.
.
20
4.2.21
COMMAND OUTPUT PINS
.
.
.
.
.
20
4.2.22
I/ O TAG WORD REGISTER
.
.
.
.
.
20
4.2.23
CONFIGURATION REGISTER
1
.
.
.
.
21
- -
2
TABLE OF CONTENTS(continued)
4.3.0
RT DATA TABLES
.
.
.
.
.
.
21
4.3.1
MESSAGE ILLEGALITY
.
.
.
.
.
22
4.3.2
DATA TABLE TAG WORD
.
.
.
.
.
23
4.3.3
DATA TABLE POINTER
.
.
.
.
.
24
4.3.4
RT DATA TABLE BUFFERING SCHEME
.
.
.
24
4.3.4.1
RT RAM ACCESS
.
.
.
.
.
.
24
4.3.4.2
HOST RAM ACCESS
.
.
.
.
.
.
25
4.3.4.3
READ- MODIFY- WRITE
.
.
.
.
.
25
5.0.0
RT MODE CODE OPERATION
.
.
.
.
.
26
5.1.0
GENERAL
.
.
.
.
.
.
.
26
5.2.0
TABLE OF RT MODE CODE RESPONSES
.
.
.
26
5.2.1
DYNAMIC BUS CONTROL (00000; T/R=1)
.
.
.
26
5.2.2
SYNCHRONIZE WITHOUT DATA
(00001; T/R=1)
.
.
27
5.2.3
TRANSMIT LAST STATUS WORD (00010; T/R=1)
.
.
27
5.2.4
INITIATE SELF TEST (00011; T/R=1) .
.
.
.
27
5.2.5
TRANSMITTER SHUTDOWN
(00100; T/R=1) .
.
28
5.2.6
OVERRIDE TRANSMITTER SHUTDOWN
.
.
.
(00101; T/R=1)
28
5.2.7
INHIBIT TERMINAL FLAG (00110; T/R=1)
.
.
.
28
5.2.8
OVERRIDE INHIBIT TERMINAL FLAG
(00110; T/R=1) .
.
29
5.2.9
RESET REMOTE TERMINAL (01000; T/ R= 1) .
.
.
29
5.2.10
RESERVED MODE CODES (01001- 01111; T/ R= 1)
.
.
29
5.2.11
TRANSMIT VECTOR WORD
(10000; T/ R= 1) .
.
.
30
5.2.12
SYNCHRONIZE WITH DATA WORD (10001; T/ R= 0) .
.
30
5.2.13
TRANSMIT LAST COMMAND
(10010; T/ R= 1).
.
.
31
5.2.14
TRANSMIT BIT WORD (10011; T/ R= 1)
.
.
.
31
5.2.15
SELECTED TRANSMITTER SHUTDOWN
.
.
.
(10100; T/ R= 0)
31
5.2.16
OVERRIDE SELECTED TRANSMITTER SHUTDOWN
.
.
(10101; T/ R= 0)
32
5.2.17
RESERVED MODE CODES (10110- 11111; T/ R= 1)
.
.
32
5.2.18
RESERVED MODE CODES
(10110- 11111; T/ R= 0)
.
.
33
6.0.0
INITIALIZATION
.
.
.
.
.
.
33
6.1.0
INTERNAL INITIALIZATION
.
.
.
.
.
33
6.2.0
HOST INITIALIZATION OF NHi-RT
.
.
.
.
34
7.0.0
INTERRUPT HANDLING
.
.
.
.
.
35
7.1.0
HARDWARE INTERRUPT ACKNOWLEDGE .
.
.
35
7.2.0
SOFTWARE INTERRUPT ACKNOWLEDGE
.
.
.
36
8.0.0
PC BOARD CONSIDERATIONS AND GUIDE LINES
.
.
36
9.0.0
PIN FUNCTIONAL DESCRIPTION
.
.
.
.
37
9.1.0
GENERAL PURPOSE SIGNALS
.
.
.
.
37
9.2.0
HOST INTERFACE SIGNALS .
.
.
.
.
37
9.3.0
DISCRETE I/O BUS INTERFACE SIGNALS
.
.
.
38
9.4.0
MIL BUS INTERFACE SIGNALS
.
.
.
.
39
10.0.0
ELECTRICAL CHARACTERISTICS
.
.
.
.
39
10.1.0
ABSOLUTE MAXIMUM RATINGS
.
.
.
.
39
10.2.0
OPERATING CONDITIONS
.
.
.
.
.
39
10.3.0
I/O TYPES & DESCRIPTIONS
.
.
.
.
.
40
10.4.0
I/O ELECTRICAL CHARACTERISTICS
.
.
.
40
11.0.0
TIMING DIAGRAMS
.
.
.
.
.
.
41
11.0.1
HOST WRITE CYCLE .
.
.
.
.
.
41
- -
3
TABLE OF CONTENTS(continued)
11.0.2
HOST READ CYCLE .
.
.
.
.
.
41
11.0.3
HOST READ- MODIFY- WRITE CYCLE
.
.
.
42
11.0.4
RT HARDWARE INTERRUPT ACKNOWLEDGE CYCLE
.
42
11.0.5
I/O WRITE CYCLE
.
.
.
.
.
.
43
11.0.6
I/O READ CYCLE
.
.
.
.
.
.
43
11.0.7
COMMAND WRITE CYCLE
.
.
.
.
.
44
11.0.8
TERMINAL ADDRESS READ CYCLE .
.
.
.
44
11.0.9
SOFTWARE INTERRUPT ACKNOWLEDGE CYCLE
.
.
45
11.0.10
TIMING DIAGRAM NOTES
.
.
.
.
.
45
11.1.0
TIMING PARAMETER TABLES
.
.
.
.
46
11.1.1
HOST READ, WRITE; READ- MODIFY- WRITE TABLE
.
SOFTWARE INTERRUPT ACKNOWLEDGE
46
11.1.2
I/O READ and TERMINAL ADDRESS READ TABLE .
.
46
11.1.3
I/O WRITE and COMMAND WRITE TABLE
.
.
.
46
11.1.4
RT HARDWARE INTERRUPT ACKNOWLEDGE TABLE
.
47
12.0.0
PIN FUNCTIONS
.
.
.
.
.
.
48
12.0.1
NHi-15191RT,192RT,984RT,985RT- QUAD FLAT PACK and
PGA
.
.
48
12.1.0
GENERIC PACKAGE OUTLINE DRAWINGS
.
.
.
49
12.1.1
QUAD FLAT PACK UNFORMED LEADS
.
.
.
49
12.1.2
QUAD FLAT PACK GULL WING LEADS
.
.
.
49
12.1.3
PIN GRID ARRAY
.
.
.
.
.
.
50
12.1.4
MICRO QUAD FLAT PACK UNFORMED LEADS
.
.
51
12.1.5
MICRO QUAD FLAT PACK GULL WING LEADS
.
.
51
13.0.0
MATING TRANSFORMER REFERENCE
.
.
.
52
14.0.0
ORDERING INFORMATION
.
.
.
.
.
53
- -
4
1.0.0
SCOPE
This document defines the functional and electrical specification for National Hybrid's
series of MIL- STD- Data Bus Expanded Memory Remote Terminals (NHi- RT).
2.0.0 NHi-RT PROTOCOL COMPLIANCE
MIL- STD- 1553A
MIL- STD- 1553B Notices I and II
MIL- STD- 1760B
MCAIR MDC A3818, A5690, A4905, A5332
EFA/ STANAG- 3838 requirements for Eurofighter Aircraft
3.0.0 INTRODUCTION
The NHi- RT is a low cost complete Multi-Protocol Mil- Std- Data Bus Interface between a dual
redundant bus and a host processor. The device functions as a programmable Remote Terminal
containing a protocol chip, two +5V monolithic transceivers and 16K word SRAM. The unit is
available packaged in a 1.1" x 1.1" 69 pin ceramic PGA, or 1.1" x 1.1" 68 pin ceramic quad
flatpack. The only external components required are two coupling transformers.
The NHi- RT appears to the host computer as 16K words of 16 bit wide memory controlled by
standard RAM signals. The device can thus be easily interfaced with all popular processors and
buses. The built in interrupt controller supports an internal FIFO which retains header information
for queuing up to 6 pending interrupt requests plus an overflow interrupt.
All modes of operation access data tables via pointers residing in RAM which facilitates multiple
buffering. This allows buffers to change without moving data and promotes efficient use of RAM
space. The data tables have programmable sizes and locations.
The NHi-RT is plug in compatible with the popular NHi-ET full function family and the 4K word
remote terminal family with no changes to hardware or software required.
3.1.0 FEATURES
The NHi- RT 16K word family is form, fit, and function compatible to all the NHi- data bus
interface parts. This interchange ability gives the user a high degree of flexibility when configuring
a system around the NHi family of parts.
3.1.1 GENERAL FEATURES
Mulit-Protocol Interface
Single +5 volt supply.
Operates from 10 Mhz clock.
Contains two monolithic +5V transceivers
Appears to host as a Dual Port Double Buffered 16K x 16 SRAM
Footprint less than 1.00 square inches
Ensures integrity of all shared data and control structures
Built- in interrupt controller
Internal FIFO is configurable to retain header information for queuing up to 6 pending interrupt
requests plus an overflow interrupt, or as a 7 interrupt revolving FIFO
Provides interrupt priority input and output pins for daisy- chaining interrupt requests
Contains a Timer Unit which provides 32 bit RTC (Real- Time- Clock) with 1, 2, 4, 8, 16, 32 and
64 uS internal, or user provided external clock resolution for data and event time tagging.
Interfaces with an 8 bit discrete I/ O bus
Selectable 768/ 672 us Failsafe Timer with complete Testability
Low power CMOS technology
PDF 
ZIP