ChipFind - документация

Электронный компонент: ML66525

Скачать:  PDF   ZIP

Document Outline

OKI Semiconductor
FEDL66525-02
Issue Date: July 19, 2002
ML66525 Family
16-Bit Microcontroller
1/27
GENERAL DESCRIPTION

The ML66525 family devices are high-performance 16-bit CMOS microcontrollers that utilize the nX-8/500S,
Oki's proprietary CPU core.

Data from a personal computer with a USB connector can be automatically, quickly written or read to and from
NAND type Flash Memory via USB I/F and NAND Flash Memory I/F.

The ML66525 family devices support clock gear functions, a sub-clock and HALT/STOP mode, which are
suitable for low power applications.
The ML66525 family devices are provided with interfaces to external devices such as a 4-channel multi-functional
serial interface with internal 32-byte FIFO and a high-speed bus interface that has separate address and data buses
and does not require external address latches.
A wide variety of internal multi-functional timers enable various timing controls such as periodic and timed
measurements.

With a 16-bit CPU core that enables high-speed arithmetic computations and a variety of bit processing functions,
these general-purpose microcontrollers are optimally suited for Digital Audio devices such as MP3 players, voice
recorders, handy games, and PC peripheral control systems (to control devices that can be connected to USB and
store data into memory).

The ML66525 family devices also include the flash ROM version device (ML66Q525B) that is programmable
with a single 3 V power supply (2.4 to 3.6 V).
[ Note ] ML66525A/ML66Q525A are supplied as stock lasts.

APPLICATIONS

Small-sized handy systems that require USB control and Storage control (Digital Audio players, etc)
PC Peripheral Control Systems

ORDERING INFORMATION
Order Code or Product Name
Package
Remark
ML66525B-xxTB *1
mask ROM version (2.4 to 3.6 V)
ML66Q525B-NTB *2
100-pin plastic TQFP
(TQFP100-P-1414-0.50-K)
ML66525B flash ROM version (2.4 to 3.6 V)
ML66525B-xxLA *1
ML66525B BGA package version (2.4 to 3.6 V)
ML66Q525B-NLA *2
144-pin plastic LFBGA
(P-LFBGA144-1111-0.80)
ML66Q525B BGA package version (2.4 to 3.6 V)
*1 : The "xx" of "-xx" stands for the code number.
*2 : The "N" of "-N" stands for the flash ROM blank version.
When OKI programs and ship the flash ROM, the part number is changed from "N" to "XX" (code
number ) , for example, ML66Q525B-999TB.

FEDL66525-02
OKI Semiconductor
ML66525 Family
2/27
FEATURES
Parameter ML66525B
Operating temperature
30 to +70C
Power supply voltage/
V
DD
= 2.4 to 3.6 V / f = 24 MHz
Maximum operating frequency
83 nsec@24 MHz
Minimum instruction execution time
61
sec@32.768 kHz
Internal ROM size (max. external) 128
KB
(1 MB)
Internal RAM size (max. external)
6 KB (1 MB)
64 I/O pins (with programmable pull-up resistors)
6 input-only pins
I/O ports
1 output-only pin
16-bit auto-reload timer
2ch
8-bit auto-reload timer
1ch
8-bit auto-reload timer
8-bit auto-reload timer (also functions as watchdog timer)
1ch
Watch timer
1ch
Timers
8-bit PWM
2ch (can also be used as 16-bit PWM 1ch)
Synchronous (with 32-byte FIFO)
1ch
Synchronous (Shift register type)
1ch
Serial port
Synchronous/UART
2ch
A/D converter
10-bit
4ch
Non-maskable
1ch
External interrupts
Maskable
6ch
Compliant with USB spec. version 1.1
High-speed transfer at 12 Mbps
Internal PLL(x2 , x3 , x4) -> 48 MHz
Internal transceiver
Vbus detection circuit (connection to USB host : detect/non-detect)
Bus power available
EP0 (IN 32 bytes, OUT 32 bytes), control transfer
EP1 (64 bytes
2), bulk/interrupt transfer
EP2 (64 bytes
2), bulk/interrupt transfer
EP3 (32 bytes), bulk/interrupt transfer
EP4 (64 bytes
2), bulk/isochronous/interrupt transfer
EP5 (64 bytes
2), bulk/isochronous/interrupt transfer
USB control
Automatic, high-speed data transfer
ECC circuit
NAND Flash Memory control
Automatic, high-speed 512-byte data transfer
Interrupt priority 3
levels
External bus Interface (separate address and data buses)
Dual clocks function
Clock gear function
Others
Different power available among USB, CPU core, and I/O port
Flash ROM version
ML66Q525B
FEDL66525-02
OKI Semiconductor
ML66525 Family
3/27
FUNCTIONAL DESCRIPTION

1. High-performance CPU
The ML66525 family devices include the high-performance CPU, powerful bit manipulation instruction set, a
variety of symmetrical addressing modes, and ROM WINDOW function, and also supports the best-optimized
C compiler.

2. A variety of power saving modes
Attaching a 32.768-kHz crystal produces a real time clock signal from the internal clock timer. A single clock
can be used in place of dual clocks.
Switching the CPU clock to the dual clocks (1/2 or 1/4 of the main clock) enables operation in a low power
consumption mode. The clock gear function allows a 1/2 or 1/4 clock signal of the main clock to be selected as
the CPU operating clock.
The ML66525 family devices are provided with a wide range of standby control functions such as the STOP
mode that stops the oscillation circuit, the quick restart STOP mode that stops the CPU and peripherals while
the oscillation circuit is operating, and the HALT mode that shuts down the CPU while peripherals are
operating.

3. USB control
The family include USB controller which compliant with USB specification version 1.1 and can be transferred
data with 12Mbps circuit.
Also, USB controller have 6 kinds of endpoint and apply for control/bulk/isochronous/interrupt transfer.
With NAND Flash Memory control circuit, high speed data transfer is possible.

4. NAND Flash Memory control
The family include control circuit of NAND Flash Memory. Automatically data read from and write to outside
NAND Flash Memory with 528 byte.
Also, include ECC circuit which detect data error and correct data error.

5. ML66Q525B with flash memory programmable with single power supply
In addition to mask ROM version devices, the ML66525 family devices include the ML66Q525B with internal
128 Kbytes of flash memory that can be programmed with a single power supply. The flash memory of the
ML66Q525B can be programmed with a low power supply (2.4 to 3.6 V) using the internal voltage booster
circuit.

6. Multifunctional, high-precision analog-to-digital converter
The family devices include a high-precision 10-bit analog-to-digital converter with four channels and are ideal
for such analog control functions as processing audio signals, processing sensor inputs, detecting key switch
states, and controlling battery use in portable equipment. Each channel has its own result register readily
accessible from the software.
FEDL66525-02
OKI Semiconductor
ML66525 Family
4/27

7. Multifunctional PWM
The family devices support both 8- and 16-bit PWM operations. Choosing between the time base counter
output and the overflow from an 8-bit auto-reload time as the PWM counter clock source provides a great
number of possibilities over a broad frequency range. The 16-bit PWM configuration supports a high-speed
synchronization mode that generates a high-precision output signal with less ripple suitable for
digital-to-analog applications.

8. Programmable pull-up resistors
Building the pull-up resistors into the chip contributes overall design compactness.
Making them programmable on a per-bit basis allows complete flexibility in circuit board layout and system
design. These programmable pull-up resistors are available for all I/O pins except ports that have specific
functions such as oscillator connection pins.

9. High-speed bus interface
The interface to external devices uses separate data and address buses.
This arrangement permits a rapid bus access for controlling the system from the microcontroller.

10. A variety of external interrupts
There are a total of seven interrupt channels for use in communicating with external devices; six channels for
maskable interrupts and one channel for non-maskable interrupts.


FEDL66525-02
OKI Semiconductor
ML66525 Family
5/27
BLOCK DIAGRAM
RESn
OSC0
OSC1n
XT0
XT1n
RAM
4Kbyte
ROM
128 Kbyte
Bus Port Control
Port Control
8-bit
Timer4/BRG
SIO1
(UART/SYNC)
8-bit
Timer6/WDT
TBC
Interrupt
RXD1
TXD1
RXC1
TXC1
EXINT0
to
EXINT4
SSP PSW
LRB PC
DSR TSR CSR
Control Registers
System
Control
Memory Control
Pointing Registers
Local Registers
Instruction
Decoder
CPU Core
EAn
PSENn
RDn
WRn

D0 to D7
A0 to A19
P0 (8 bit)
P1 (8 bit)
P2 (4 bit)
P3 (3 bit)
P4 (8 bit)
P6 (4 bit)

P7 (2 bit)
P8 (4 bit)
P9 (1 bit)
P10 (6 bit)
P12 (4 bit)
P13 (2 bit)
P15 (4 bit)

P20 (8 bit)
P21 (5 bit)
ALU
ALU Control
ACC
16-bit Timer7
8-bit Timer9
NMI
EXINT8/9
16-bit Timer0
8-bit
Timer3/BRG
SIO6
(UART/SYNC)
RXD6
TXD6
RXC6
TXC6
SIO3
(SYNC)
SIOI3
SIOO3
SIOCK3
8-bit
Timer5/BRG
SIO4
(32-byte FIFO
SYNC)
SIOI4
SIOO4
SIOCK4
8-bit PWM0
8-bit PWM1
PWMOUT0
PWMOUT1
10-bit A/D
Converter
VREF
AGND
AI0 to AI3
RTC
+ 2Kbyte
USB
(Compliant
with ver1.1)
PUCTL
D+/D
Transfer
RAM
(512 bytes
4 banks)
DMA
(USB
Transfer
RAM)
Flash media
control
DMA
(Media
Transfer RAM)
FD0 to FD7
FRDn
FWRn
FCLE
FALE
FRB
Also functions as transfer RAM
USB DMA
transfer
FLASH media
DMA transfer bus