ChipFind - документация

Электронный компонент: MSM7575GS-BK

Скачать:  PDF   ZIP
1/25
Semiconductor
MSM7575
Semiconductor
MSM7575
Multi-Function PCM CODEC
GENERAL DESCRIPTION
The MSM7575, developed for advanced digital cordless telephone systems, is a single channel
full duplex CODEC which performs mutual transcoding between the analog voice band signal
and the 64 kbps PCM serial data.
This device performs DTMF tone and several kinds of tone generation, transmit/receive data
mute and gain control, side-tone pass and its gain control, and VOX function.
Using advanced circuit technology, this device operates from a single 3 V power supply and
provides low power consumption.
FEATURES
Single 3 V Power Supply Operation
V
DD
: 2.7 V to 3.6 V
Transmit/Receive Full-Duplex Single Channel Operation
Transmit/Receive Synchronous Mode Only
PCM Interface Data Format :
A-law/
-law/linear (2's complement) Selectable
Serial PCM Transmission Data Rate :
64 kbps to 2048 kbps
Low Power Consumption
Operating Mode :
24 mW Typ. (V
DD
= 3.0 V)
Power-Down Mode :
0.03 mW Typ. (V
DD
= 3.0 V)
Two Analog Input Amplifier Stages:
Externally Gain Adjustable
Analog Output Stage
Push-pull Drive (direct drive of 350 W + 120 nF)
Master Clock Frequency :
9.600/19.200 MHz Selectable
Transmit/Receive Mute, Transmit/Receive Programmable Gain Control
Side Tone Path with Programmable Attenuation
(8-step Level Adjustment)
Built-in DTMF Tone Generator
Built-in Various Ringing Tones Generator
Built-in Various Ring Back Tone Generator
Control by Serial MCU Interface
Built-in VOX Control
Transmit side
:
Voice/Silence Signal Detect
Receive side
:
Background Noise Generation
Built-in Op-amps and Analog Switches for Various Analog Interfaces.
Package:
64-pin plastic QFP
(QFP64-P-1414-0.80-BK)(Product name : 7575GS-BK)
E2U0025-29-82
This version: Aug. 1999
Previous version: Jan. 1998
2/25
Semiconductor
MSM7575
BLOCK DIAGRAM
AIN2
GSX2
VOXI
PCMSO
Prefilter
+
-
AIN1+
GSX1
AOUT-
BPF
P
/
S
XSYNC
RSYNC
PCMRI
S
/
P
Postfilter
LPF
BCLK
PWI
AOUT+
-1
VFRO
AIN1-
-1
VOXO
Compand
Voice Signal
Detect
A/D
D/A
+
+
EXCK
PDN
/
RESET
MCU Interface
Clock/
Timing
ATT
ATT
ATT
+
-
-
+
SAO
-1
ATT
Expand
VREF
-
+
RINGC
AVIN
REF1
+
-
-
+
REF2
-
+
AIN3-
GSX3
AIN3+
-
+
AIN4-
GSX4
AIN4+
IO1
IO2
SW1
IO3
IO4
SW2
IO5
IO6
SW3
IO7
IO8
SW4
IO9
IO10
SW5
IO11
SW6
IO12
SW7
IO13
SW8
IO14
SW9
V
DD
V
DD
V
DD
MCK
X1
X2
DEN
DOUT
DIN
TOUT1
TOUT2
TOUT3
SGB
SG
AG
DG
V
DD
Tone GEN.
Back ground
Noise Gen.
To each circuit
3/25
Semiconductor
MSM7575
PIN CONFIGURATION (TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
VOXI
VOXO
DOUT
DIN
EXCK
DEN
PCMRI
PCMSO
RSYNC
XSYNC
BCLK
DG
IO1
IO2
IO3
IO4
AIN3+
AIN3-
GSX3
AIN4+
AIN4-
GSX4
AIN1+
AIN1-
GSX1
AIN2
GSX2
SAO
VFRO
PWI
AOUT-
AOUT+
,
64-Pin Plastic QFP
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
IO5
IO6
IO7
IO8
IO9
IO10
IO11
IO12
IO13
IO14
NC
NC
NC
SGB
SG
AG
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
MCK
X2
NC
NC
X1
PDN/RESET
NC
TOUT3
TOUT2
TOUT1
RINGC
VDD
REF2
REF1
AVIN
NC
NC : No connect pin
4/25
Semiconductor
MSM7575
PIN AND FUNCTIONAL DESCRIPTIONS
AIN1+, AIN1, AIN2, GSX1, GSX2
Transmit analog input and the output for transmit gain adjustment. The pin AIN1 (AIN2)
connects to the inverting input of the internal transmit amplifier, and the pin AIN1+ connects to
the non-inverting input of the internal transmit amplifier. The pin GSX1 (GSX2) connects to
output of the internal transmit amplifier. Gain adjustment should be referred to Fig. 1.
VFRO, AOUT+, AOUT, PWI, SAO, RINGC
Used for the receive analog output and the output for receive gain adjustment. VFRO is an
output of the receive filter. AOUT+ and AOUT are differential analog signal outputs which can
directly drive Z
L
= 350 W + 120 nF or the 1.2 kW load. Gain adjustment should be referred to Fig.
1.
The ORed signal with the control register data CR4-B5 and the external pin RINGC determines
the output pins (AOUT+ and AOUT- /SAO+ and SAO-) for the speech signal and an acoustic
component of the sounder tone, DTMF tone, R tone, F tone, various kinds of tones at either the
VFRO pin or the SAO pin.
Figure 1 Analog Input/Output Interface
Transmit Gain: V
GSX2
/Vi
= (R2/R1)
(R4/R3)
AIN1
GSX1
R2
C1
to ENCODER
R1
from
DECODER
Differential
Analog
Output
Receive Gain: Vo/V
VFRO
= 2
(R6/R5)
Z
L
= 120 nF
+ 350
W
AIN2
GSX2
R4
C2
R3
AOUT
PWI
R6
VFRO
R5
AOUT+
AIN1+
1
+
+
+
C1
R1
R2
V
REF
SG
+
10
mF
0.1
mF
Differential
Analog Input
Vi
V
O
Sounder Output
Signal
SAO
+1
SELECT
RINGC
TOUT1
TOUT2
TOUT3
+
from MCU INT.
from MCU INT.
5/25
Semiconductor
MSM7575
TOUT1, TOUT2, TOUT3
These are pins for outputs of the NOR gates whose inputs are the comparator output signal
between the SAO output level and the SG level, and each register signal stored by the MCU
interface.
The each output is NOR-gated with the comparator output and the invented signal of CR1-B7 at
TOUT3, the inverted signal of CR1-B6 at TOUT2, and the inverted signal of CR1-B5 at TOUT1.
AVIN, REF1, REF2
These pins are for inputs of two comparators internal to the device. AVIN is connected to each
non-inverting input of comparator1 and comparator2. REF1 is connected to an inverting input
of comparator1 and REF2 is connected to an inverting input of comparator2. The output of each
comparator is connected to the input of ENOR. The interval analog switch SW1 is ON/OFF
controlled by the output which is the logical OR of the ENOR and the CR5-B7 signal. When CR5-
B7 is at "0", the SW1 is turned to OFF if AVIN is within the voltage range of REF1 and REF2 and
the SW1 is turned to ON if AVIN is out of the voltage range of REF1 and REF2.
AIN3+, AIN3-, GSX3, AIN4+, AIN4-, GSX4
These pins are for inputs and outputs of the internal op-amps. Refer to BLOCK DIAGRAM for
the connection.
IO1 to IO14
These pins are for inputs and outputs of the internal analog switch. Refer to BLOCK DIAGRAM
and FUNCTIONAL DESCRIPTION for the connection and the control method.
X1, X2
Crystal oscillator connection pins. X2 is for the clock output pin. When a conventional external
clock is used, X1 should be connected to the ground, X2 should be left open, and the clock should
be input to the MCK pin.
X1
MCK
9.6 MHz or
19.2 MHz
For the use of a self-oscilation circut
X2
MSM7575
X1
MCK
For the use of an external clock
X2
MSM7575
9.6 MHz or
19.2 MHz
Figure 2 Connection to a Crystal Oscillator or an External Clock
6/25
Semiconductor
MSM7575
SG, SGB
Analog signal ground output.
The output voltage is about 1.4 V. The bypass capacitors (10
F in parallel with 0.1
F ceramic
type) should be put between this pin and AG to get the specified noise characteristics. This
output voltage is 0 V during power-down.
AG
Analog ground.
DG
Digital ground.
This ground is separated from the analog signal ground(AG) in this device. The DG pin must be
kept as close to the AG pin possible on the PCB.
V
DD
+3 V power supply.
PDN/RESET
Power down and reset control input.
"L" level makes the whole chip enter to power down state, and, at the same time, all of control
register data are reset to the initial state. Set this pin to "H" level during normal operating mode.
The power down state is controlled by a logical OR with CR0-B5 of the control register. When
using the pin PDN/RESET for the power down and reset control, CR0-B5 should be set to digital
"0".
MCK
Master clock input.
The frequency must be 9.6 MHz or 19.2 MHz. The applied clock frequency is selected by the
control register data CR0-B6. The master clock signal is allowed to be asynchronous with BCLK,
XSYNC, and RSYNC.
PCMSO
Transmit PCM data output.
This PCM output signal is output from MSB in synchronization with the rising edge of BCLK or
XSYNC. A pull-up resistor must be connected to this pin, because this output is configuared as
an open drain.
During power down, this output is at high impedance state.
7/25
Semiconductor
MSM7575
PCMRI
Receive PCM data input.
This PCM input signal is shifted on the falling edge of BCLK and input from MSB.
BCLK
Shift clock input for the PCM data (PCMSO, PCMRI).
The frequency is set in the range of 64 kHz to 2048 kHz.
XSYNC
8 kHz synchronous signal input for Transmit PCM data.
This signal should be synchronized with BCLK. XSYNC is used for indicating MSB of the
transmit serial PCM.
Be sure to input the XSYNC signal because it is also used as the input of the timing circuit and
the clock source of the tone generator.
RSYNC
8 kHz synchronous signal input for Receive PCM data.
This signal should be synchronized with BCLK signal. RSYNC is used for indicating the MSB
of the receive serial PCM.
Figure 3 PCM Interface Basic Timing Diagram
BCLK
XSYNC
PCMSO
RSYNC
PCMRI
MSB
LSB
MSB
LSB
8kHz
(125
ms)
8/25
Semiconductor
MSM7575
Voice Input
GSX2
VOXO
VOXI
Voice Output
VFRO
T
VXON
Presence
Detect
T
VXOFF
Absence
Detect (Hang-over time)
Normal Voice Signal
Decoded Time period
Background
Noise
(a) Transmit VOX Function Timing Diagram
(b) Receive VOX Function (CR6-B3: digital "0") Timing Diagram
(Presence)
(Presence)
(Presence)
(Absence)
(Absence)
(Presence)
Note: VOXO, VOXI function become valid when setting CR6-B7 to digital "1".
Figure 4 VOX Function
VOXO
Transmit VOX function signal output.
VOX function is to recognize the presence or absence of the transmit voice signal by detecting the
signal energy. "H" and "L" levels set to this pin correspond to the presence and the absence,
respectively. This result appears also at the register data CR7-B7. The signal energy detect
threshold is set by the control register data CR6-B6, B5.
VOXI
Signal input for receive VOX function.
The "H" level at VOXI indicates the presence of voice signal, the decoder block processes normal
receive signal, and the voice signal appears at analog output pins . The "L" level indicates the
absence of voice signal, the background noise generated in this device is transferred to the analog
output pins. The background noise amplitude is set by the control register CR6. Because this
signal is ORed with the register data CR6-B3, the control register data CR6-B3 should be set to
digital "0".
9/25
Semiconductor
MSM7575
High Impedance
High Impedance
(a) Write Data Timing Diagram
(b) Read Data Timing Diagram
DEN
W
EXCK
DIN
A2
DOUT
A1
A0
B7
B6
B5
B4
B3
B2
B1
B0
R
A2
A1
A0
B7
B6
B5
B4
B3
B2
B1
B0
DEN
EXCK
DIN
DOUT
,
,
Figure 5 MCU Interface Input/Output Timing
Register map is shown below.
Table-1
DEN , EXCK, DIN, DOUT
Serial control ports for MCU interface. Reading and writing data is performed by an external
MCU through these pins. Total 8 registers with 8 bits are provided on the devices.
DEN is the "Enable" control signal input, EXCK is the data shift clock input, DIN is the address
and data input, and DOUT is the data output from which inverted data of the contents of the
register is output.
Fig.5 shows the input or output timing diagram.
R/W : Enable to read/write R : Read only register.
Name
Address
A2
A1
A0
Control and Detect Data
R/W
B7
B6
B5
B4
B3
B2
B1
B0
CR0
CR1
CR2
CR3
CR4
CR5
CR6
CR7
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
VOX
OUT
TX NOISE
LVL1
TX NOISE
LVL0
--
--
--
--
--
VOX
ON/OFF
ON
LVL1
ON
LVL0
OFF
TIME
VOX
IN
RX NOISE
LEVEL SEL
RX NOISE
LVL1
RX NOISE
LVL0
SW7-
CONT
SW8-
CONT
SW9-
CONT
SW4-
CONT
SW5&
SW6-CONT
SW3-
CONT
SW2-
CONT
SW1-
CONT
TONE4
TONE3
TONE2
TONE1
TONE0
DTMF/
OTHERS
SEL
TONE
SEND
SAO/
VFRO
Side Tone
GAIN2
Side Tone
GAIN1
Side Tone
GAIN0
TONE
ON/OFF
TONE
GAIN3
TONE
GAIN2
TONE
GAIN1
TONE
GAIN0
TX
ON/OFF
TX
GAIN2
TX
GAIN1
TX
GAIN0
RX
ON/OFF
RX
GAIN2
RX
GAIN1
RX
GAIN0
--
--
--
--
RX PAD
TOUT2
-CONT
TOUT1
-CONT
TOUT3
-CONT
A/
m
SEL
MCK
SEL
PDN
ALL
PDN
TX
PDN
RX
PDN
SAO/AOUT
--
LNR
10/25
Semiconductor
MSM7575
ABSOLUTE MAXIMUM RATINGS
Parameter
Power Supply Voltage
Analog Input Voltage
Digital Input Voltage
Operating Temperature
Storage Temperature
Symbol
V
DD
V
AIN
V
DIN
T
op
T
STG
Condition
--
--
--
--
--
Rating
0.3 to +5
0.3 to V
DD
+ 0.3
0.3 to V
DD
+ 0.3
30 to +85
55 to +150
Unit
V
V
V
C
C
RECOMMENDED OPERATING CONDITIONS
Parameter
Power Supply Voltage
Operating Temperature Range
Input High Voltage
Input Low Voltage
Master Clock Frequency
Bit Clock Freqency
Synchronous Signal Frequncy
Clock Duty Ratio
Digital Input Rise Time
Digital Input Fall Time
Transmit Sync Signal Setting Time
Receive Sync Signal Setting Time
Synchronous Signal Width
PCM Set-up Time
PCM Hold Time
Digital Output Load
Bypass Capacitors for SG
Symbol
V
DD
Ta
V
IH
V
IL
f
MCK1
f
BCK
f
SYNC
D
C
t
Ir
t
If
t
XS
t
RS
t
WS
t
DS
t
DH
R
DL
C
SG
f
MCK2
t
SX
t
SR
C
DL
Condition
--
--
MCK, XSYNC, RSYNC, PCMRI,
RINGC, BCLK, VOXI,
PDN/RESET, DEN, EXCK, DIN
MCK, XSYNC, RSYNC, PCMRI,
RINGC, BCLK, VOXI,
PDN/RESET, DEN, EXCK, DIN
BCLK
XSYNC, RSYNC
MCK, BCLK, EXCK
MCK, XSYNC, RSYNC, PCMRI,
RINGC, BCLK, VOXI,
PDN/RESET, DEN, EXCK, DIN
MCK, XSYNC, RSYNC, PCMRI,
RINGC, BCLK, VOXI,
PDN/RESET, DEN, EXCK, DIN
XSYNC, RSYNC
--
--
TOUT1, TOUT2, TOUT3,
PCMSO, VOXO, DOUT
SG to AG
MCK (CR0B6 = "0")
BCLK to XSYNC
BCLK to RSYNC
MCK (CR0B6 = "0")
XSYNC to BCLK
RSYNC to BCLK
PCMSO (Pull-up Resistor)
Min.
Typ.
Max.
Unit
+2.7
25
0.45
V
DD
0
0.01%
64
--
30
--
--
100
100
1 BCLK
100
100
500
10 + 0.1
0.01%
100
100
--
--
+25
--
--
9.600
--
8.0
50
--
--
--
--
--
--
--
--
--
19.200
--
--
--
+3.6
+70
V
DD
0.16
V
DD
+0.01%
2048
--
70
50
50
--
--
100
--
--
--
--
+0.01%
--
--
100
V
C
V
V
MHz
kHz
kHz
%
ns
ns
ns
ns
ms
ns
ns
W
mF
MHz
ns
ns
pF
11/25
Semiconductor
MSM7575
ELECTRICAL CHARACTERISTICS
DC and Digital Interface Characteristics
Parameter
Power Supply Current
Input High Voltage
Input Low Voltage
Output Low Voltage
Output Leakage Current
Input Capacitance
Symbol
I
DD1
I
DD2
V
IH
V
IL
V
OL
I
O
Condition
Operating Mode, (V
DD
= 3.0 V)
Power Down Mode, (V
DD
= 3.0 V)
--
--
1 LSTTL, Pull-up: 500
W
PCMSO
Min.
--
--
0.45
V
DD
0.0
0.0
--
Typ.
8
0.01
--
--
0.2
--
Max.
6
0.1
V
DD
0.16
V
DD
0.4
10
Unit
mA
mA
V
V
V
mA
C
IN
--
--
5
--
pF
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
Output Resistance
R
OSG
SG
--
25
50
k
W
Input Leakage Current
I
IH
I
IL
V
I
=
V
DD
V
I
=
0 V
--
--
--
--
2.0
0.5
mA
mA
Output High Voltage
V
OH
I
OH
=
0.4 mA
I
OH
=
1
mA
0.5
V
DD
0.8
V
DD
--
--
V
DD
V
DD
V
V
Transmit Analog Interface Characteristics
Parameter
Input Resistance
Output Load Resistance
Output Load Capacitance
Output Amplitude
Input Offset Voltage
Symbol
R
INX
R
LGX
C
LGX
V
OGX
V
OFGX
Condition
AIN1+ , AIN1 , AIN2
Min.
10
20
--
--
20
Typ.
--
--
--
--
--
Max.
--
--
100
1.30 (*1)
20
Unit
M
W
k
W
pF
V
PP
mV
GSX1, GSX2
GSX1, GSX2
GSX1, GSX2, R
L
= 20 k
W
PreOPAMPs
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
*1 7.7 dBm (600 W) = 0 dBm0, + 3.17 dBm0 = 1.30 V
PP
(m-law Selected)
12/25
Semiconductor
MSM7575
Receive Analog Interface Characteristics
*1 7.7 dBm (600 W) = 0 dBm0, + 3.17 dBm0 = 1.30 V
PP
(m-law Selected)
Parameter
Input Resistance
Output Load Resistance
Output Load Capacitance
Symbol
R
INPW
R
LVF
R
LAO
C
LVF
C
LAO
Condition
PWI, AIN3+/, AIN4+/, REF1,
REF2, AVIN
Min.
10
20
1.2
--
--
Typ.
--
--
--
--
--
Max.
--
--
--
100
100
Unit
M
W
k
W
k
W
pF
pF
VFRO, SAO
Output Voltage Level
Offset Voltage
V
OVF
V
OAO
V
OFVF
V
OFAO
--
--
100
20
--
--
--
--
1.30 (*1)
100
20
V
PP
V
PP
mV
mV
VFRO, SAO
AOUT+, AOUT, GSX3, GSX4
VFRO, SAO
AOUT+, AOUT, GSX3, GSX4
AOUT+,
AOUT,
GSX3,
GSX4
VFRO, SAO
AOUT+, AOUT (Gain = 0 dB,
Power amp only) GSX3, GSX4
G
DB
0.85
--
V
DD
0.75
--
AVIN, REF1, REF2
R
L
= 20 k
W
Z
L
= 350 k
W
+ 120 nF(See Fig.1)
R
L
= 1.2 k
W
--
--
V
PP
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
1.30 (*1)
1.30 (*1)
Comparator Input Voltage Range
R
SW
100
--
400
W
IO1-IO2, IO3-IO4, IO5-IO6,
IO7-IO8, IO9-IO10, IO10-IO11,
IO12-V
DD
, IO13-V
DD
, IO14-V
DD
Analog Switch "ON" Resistance
13/25
Semiconductor
MSM7575
AC Chracteristics
Parameter
Transmit Frequency
Response
Symbol
L
OSS
T1
Level
0 to 60
Min.
25
Typ.
--
Max.
--
Unit
dB
Freq.
Others
L
OSS
T2 300 to 3000
0.15
--
0.20
dB
L
OSS
T3
1020
Reference
dB
0
L
OSS
T4
3300
0.15
--
0.80
dB
L
OSS
T5
3400
0
--
0.80
dB
L
OSS
T6
3968.75
13
--
--
dB
Receive Frequency
Responce
0 to 3000
0.15
--
0.20
dB
1020
Reference
dB
3300
0.15
--
0.80
dB
0
3400
0
--
0.80
dB
3968.75
13
--
--
dB
Transmit Signal
to Distortion Ratio
SD T1
35
--
3
SD T2
35
--
0
SD T3
35
--
30
SD T4
1020
28
--
40
SD T5
23
--
45
Receive Signal
to Distortion Ratio
SD R1
--
3
SD R2
--
0
SD R3
--
30
SD R4
1020
--
40
SD R5
--
45
Transmit Gain
Tracking
GT T1
0.2
0.2
GT T2
Reference
GT T3
1020
0.2
0.2
40
GT T4
0.5
0.5
GT T5
1.2
1.2
3
10
50
55
Receive Gain
Tracking
GT R1
0.2
0.2
GT R2
Reference
GT R3
1020
0.2
0.2
GT R4
0.5
0.5
GT R5
1.2
1.2
40
3
10
50
55
Condition
L
OSS
R1
L
OSS
R2
L
OSS
R3
L
OSS
R4
L
OSS
R5
35
35
35
28
23
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
(*2)
(*2)
--
--
--
--
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
N
IDLT
--
--
--
68
(75.7)
dBmOp
(dBmp)
N
IDLR
--
--
1020
A
VT
0.285
0.320
(*4)
0.359
0
A
VR
0.285
0.320
(*4)
0.359
--
72
(79.7)
Idle Channel Noise
AIN = SG
(*2)
(*3)
Vrms
Vrms
GSX2
Absolute Signal
Amplitude
VFRO
(*2)
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
--
(dBm0)
(Hz)
14/25
Semiconductor
MSM7575
AC Characteristics (Continued)
Digital Input/Output
Setting Time
t
SDX
0
--
200
*5(100)
t
XD1
0
--
200
t
XD2
0
--
200
ns
1LSTTL + 100 pF
pull-up: 500
W
P
SRRT
Noise Freq.
: 0 to 50 kHz
30
--
--
dB
Power Supply Noise
Rejection Ratio
Noise Level
: 50 mV
PP
--
P
SRRR
t
XD3
0
--
200
Parameter
Symbol
Level
Min.
Typ.
Max.
Unit
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
Freq.
Others
Condition
--
See
Fig.4
30
--
--
dB
ns
ns
ns
t
M1
50
--
--
ns
t
M2
50
--
--
ns
t
M3
50
--
--
ns
t
M4
50
--
--
ns
t
M5
100
--
--
ns
t
M6
50
--
--
ns
t
M7
50
--
--
ns
t
M8
0
--
50
ns
t
M9
50
--
--
ns
t
M10
50
--
--
ns
t
M11
0
--
50
ns
Serial Port Digital
Input/Output Setting
Time
C
Load
= 100 pF
--
See
Fig.7
F
EXCK
--
--
10
MHz
--
--
EXCK
Shift Clock Frequency
(dBm0)
(Hz)
*5(100)
*5(100)
*5(100)
*2 Use the P-message weighted filter
*3 PCMRI input code
"11010101"(A-law)
"11111111"(m-law)
*4 0.320 Vrms = 0 dBm0 = 7.7 dBm
*5 Value in ( ) is for C
Load
= 10 pF Pull-up 20 kW
Note: All ADPCM coder and decoder characteristics comply with ITU-T Recommendation
G.721.
15/25
Semiconductor
MSM7575
AC Characteristics (DTMF and Other Tones)
*6 Not contain the setting value of the programmable gain
18
16
4
2
dBm0
D
FT1
DTMF Tones
7
--
+7
Hz
Frequency Difference
D
FT2
Parameter
Symbol
Min.
Typ.
Max.
Unit
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
Condition
7
--
+7
Hz
dBm0
dBm0
dBm0
Other Tones
V
TL
Transmit
Tones
V
TH
V
RL
V
RH
+1
dBm0
R
DTMF
V
TH
/V
TL
, V
RH
/V
RL
Original (reference)
Tone Signal Level
*6
Relative Level of
DTMF Tones
DTMF (High)
and Other Tones
DTMF (Low)
DTMF (High)
and Other Tones
16
14
2
0
+2
14
12
0
+2
+3
Receive
Tones
DTMF (Low)
AC Characteristics (Programmable Gain Stages)
D
G
All gain stages, to programmed value
1
0
+1
dB
Gain Accuracy
Parameter
Symbol
Min.
Typ.
Max.
Unit
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
Condition
AC Characteristics (VOX Function)
2.5
dB
t
VXON
OFF
ON
--
5
--
ms
Transmit VOX Detect Time
(Voice signal ON/OFF detect time
) t
VXOF
Parameter
Symbol
Min.
Typ.
Max.
Unit
(V
DD
=
2.7 V to 3.6 V, Ta = 25C to +70C)
Condition
150/310 160/320 170/330
ms
ON
OFF
D
VX
To the setting of detect level
by CR6-B6, B5.
VOXO,
Fig.4
0
+2.5
Transmit VOX Detect Level
Accuracy
(Threshold Level)
16/25
Semiconductor
MSM7575
1
2
3
4
5
6
7
8
9
10
t
XD1
t
XD2
t
WS
t
SX
t
XS
t
SDX
MSB
LSB
t
XD3
BCLK
XSYNC
PCMSO
0
TIMING DIAGRAM
Transmit Side PCM Data Interface
1
2
3
4
5
6
7
8
9
10
t
WS
t
SR
t
RS
BCLK
RSYNC
MSB
LSB
PCMRI
t
DH
t
DS
0
Receive Side PCM Data Interface
Figure 6 PCM Data Interface
17/25
Semiconductor
MSM7575
Figure 7 MCU Interface
Serial Port Data Transfer for MCU Interface
t
M1
t
M3
t
M4
t
M2
1
2
3
4
5
6
t
M6
t
M7
t
M5
11
12
t
M10
t
M11
W/R
A2
A1
A0
B7
B7
t
M8
B1
B0
B1
B0
t
M9
DEN
EXCK
DIN
DOUT
18/25
Semiconductor
MSM7575
FUNCTIONAL DESCRIPTION
Control Registers
(1) CR0 (Basic operating mode)
A/
m SEL
Initial Value
CR0
MCK SEL
PDN ALL
PDN TX
PDN RX
--
LNR
PDN
SAO/AOUT
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
Note) "Initial": Reset state by PDN/RESET
B7 ...PCM Companding law select:
0/
-law, 1/A-law
B6 ...Master clock frequency select:
0/9.600 MHz, 1/19.200 MHz
B5 ...Power down (whole system):
0/Power on, 1/Power down
When using this data for power down control, pin PDN/RESET should be set at
"H"level. The control registers are not reset by this signal.
B4 ...Power down (Transmit only):
0/Power on, 1/Power down
B3 ...Power down (Receive only including the op-amps of GSX3, GSX4 and comparator): 0/
Power on, 1/Power down
B2 ...Not used
B1 ...PCM interface linear code select:
0/Companding law selected by CR0-B7
1/14-bit Linear code (2's complement) in spite of the value of CR0-B7
B0 ...Power Down for Sounder output amps: (SAO), or Receiver output amp (AOUT, VFRO ):
When this data is set to digital "1", the circut which is not selected by CR4-B5 are at the
power down state.
When this data is set to digital "0", sounder amplifiers and receiver amplifiers are in the
power-on state.
19/25
Semiconductor
MSM7575
(2) CR1
TOUT3
CONT
Initial Value
CR1
TOUT2
CONT
TOUT1
CONT
--
--
--
--
RX PAD
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
B7 ... TOUT3 control bit :
0/TOUT3 = "0", 1/Enable TOUT3
B6 ... TOUT2 control bit :
0/TOUT2 = "0", 1/Enable TOUT2
B5 ... TOUT1 control bit :
0/TOUT1 = "0", 1/Enable TOUT1
B4 ... Not used
B3 ... Not used
B2 ... Not used
B1 ... Not used
B0 ... Receive side PAD : 1/inserted,12 dB loss
0/no PAD
20/25
Semiconductor
MSM7575
This programmable gain table should be assigned, not only for transmit/receive voice signal, but
also for the transmitted DTMF and other tones. The transmission of these tone signals are
enabled, by the CR4-B6 data described later, The original (reference) signal amplitude of these
tones are analogically defined as follows.
DTMF low-group-tones .................................... 16 dBm0/Tone
DTMF high-group-tones and others............... 14 dBm0/Tone
For example, when selecting +8 dB (B6, B5, B4) = (1,1,1) as a transmit gain, each tone signal
amplitude with analogical expression on the pin PCMSO becomes as follows .
DTMF low-group tones .................................... 8 dBm0
DTMF high-group tones and other tones ...... 6 dBm0
Gain setting of side tone (path to receive side from transmit side) and receive side tone is
performed by register CR3.
(3)CR2 (PCM CODEC operational mode setting and transmit/receive gain adjustment)
B7 ... PCM Coder disable :
0/Enable, 1/Disable (transmit PCM idle pattern)
B6, B5, B4 ... Transmit gain adjustment, refer to Table-2.
B3 ... PCM Decoder disable :
0/Enable, 1/Disable (receive PCM idle pattern)
B2, B1, B0 ... Receive gain setting, refer to Table-2.
Table-2 Transmit/Receive Gain Setting table
TX ON/OFF
Initial Value
CR2
TX GAIN2 TX GAIN1 TX GAIN0 RX ON/OFF RX GAIN2 RX GAIN1 RX GAIN0
0
0
1
1
0
0
1
1
B7
B6
B5
B4
B3
B2
B1
B0
B6
B5
B4
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Transmit Gain
6 dB
4 dB
2 dB
0 dB
+2 dB
+4 dB
+6 dB
+8 dB
B2
B1
B0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Receive Gain
6 dB
4 dB
2 dB
0 dB
+2 dB
+4 dB
+6 dB
+8 dB
21/25
Semiconductor
MSM7575
(4) CR3 (Side tone and other tone generator gain setting)
The tone generator gain setting table for receive side, shown by Table-4, depends upon the
following reference level.
DTMF low-group tones ................................ 2 dBm0
DTMF high-group tones and others ............ 0 dBm0
For example, when selecting 6 dB (B3, B2, B1, B0) = (1, 1, 1, 1) as a tone generator gain, each DTMF
tone signal amplitude on SAO or VFRO is as follows.
DTMF low-group tone .................................. 8 dBm0
DTMF high-group tone or other tones ....... 6 dBm0
B7, B6, B5 ... Side tone path gain setting, refer to Table-3.
B4 ... Tone generator enable :
0/Disable, 1/Enable
B3, B2, B1, B0 ... Tone generator gain adjustment for receive side, refer to Table-4
Table-3 Side Tone Gain Setting Table
B7
B6
B5
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Side Tone Path Gain
OFF
21 dB
19 dB
17 dB
15 dB
13 dB
11 dB
9 dB
Table-4 Receive Tone Generator Gain Setting Table
Side. Tone
Initial Value
CR3
Side. Tone Side. Tone
TONE
TONE
TONE
TONE
TONE
GAIN0
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
GAIN2
GAIN1
GAIN0
ON/OFF
GAIN3
GAIN2
GAIN1
B3
B2
B1
B0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
0
1
1
1
Tone Generator Gain
36 dB
34 dB
32 dB
30 dB
28 dB
26 dB
24 dB
22 dB
B3
B2
B1
B0
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
Tone Generator Gain
20 dB
18 dB
16 dB
14 dB
12 dB
10 dB
8 dB
6 dB
22/25
Semiconductor
MSM7575
(5) CR4 (Tone genereator operating mode and frequency setting)
(b) B7 = 0 (Other tones)
Table-5-2 Tone Generator Frequency Setting
B7 ... DTMF or Other tones select : 0/Others, 1/DTMF
B6 ... Tone transmit enable (Transmit side) : 0/Voice signal (transmit), 1/Tone transmit
B5 ... Tone output pin select (Receive side) : 0/VFRO, 1/SAO
B4, B3, B2, B1, B0 ... Tone frequency setting, referred to Table-5-1, -2.
(a) B7 = 1 (DTMF tone)
Table-5-1
*Unrelated
DTMF/OTHERS
Initial Value
CR4
TONE
SAO/
TONE4
TONE3
TONE2
TONE1
TONE0
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
SEL
SEND
VFRO
B4
B3
B2
B1
B0
*
0
0
0
0
*
0
0
0
1
*
0
0
1
0
*
0
0
1
1
*
0
1
0
0
*
0
1
0
1
*
0
1
1
0
*
0
1
1
1
Frequency
697 Hz + 1209 Hz
697 Hz + 1336 Hz
697 Hz + 1477 Hz
697 Hz + 1633 Hz
770 Hz + 1209 Hz
770 Hz + 1336 Hz
770 Hz + 1477 Hz
770 Hz + 1633 Hz
B4
B3
B2
B1
B0
*
1
0
0
0
*
1
0
0
1
*
1
0
1
0
*
1
0
1
1
*
1
1
0
0
*
1
1
0
1
*
1
1
1
0
*
1
1
1
1
Frequency
852 Hz + 1209 Hz
852 Hz + 1336 Hz
852 Hz + 1477 Hz
852 Hz + 1633 Hz
941 Hz + 1209 Hz
941 Hz + 1336 Hz
941 Hz + 1477 Hz
941 Hz + 1633 Hz
B4
B3
B2
B1
B0
0
0
0
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0
1
1
0
0
1
0
0
0
0
1
0
1
0
0
1
1
0
0
0
1
1
1
Frequency
2 k/2.48 kHz, 8 Hz wamble
2 k/2.2 kHz, 8 Hz wamble
2 k/2.48 kHz, 4 Hz wamble
2 k/2.2 kHz, 4 Hz wamble
1 k/1.333 kHz, 8 Hz wamble
2.73 k/2.5 kHz, 8 Hz wamble
1.8 k/2 kHz, 8 Hz wamble
400 Hz,16 Hz wamble
B4
B3
B2
B1
B0
Frequency
2000 Hz
2042 Hz
2514 Hz
500 Hz
667 Hz
1333 Hz
2100 Hz
--
0
1
0
0
0
400 Hz,20 Hz wamble
--
0
1
0
0
1
400 Hz
--
0
1
0
1
0
350 Hz + 440 Hz Mix
--
0
1
0
1
1
1.5kHz
--
0
1
1
0
0
1.8kHz
--
0
1
1
0
1
800 Hz
--
0
1
1
1
0
1000 Hz
--
0
1
1
1
1
1300 Hz
--
1
0
0
0
0
1
0
0
0
1
1
0
0
1
0
1
0
0
1
1
1
0
1
0
0
1
0
1
0
1
1
0
1
1
0
1
0
1
1
1
1
1
0
0
0
1
1
0
0
1
1
1
0
1
0
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
1
1
1
1
0
1
1
1
1
1
23/25
Semiconductor
MSM7575
Wamble Tone Wave
4Hz wamble... Tf1 = Tf2 = 125 ms
8Hz wamble... Tf1 = Tf2 = 62.5 ms
16Hz wamble...Tf1 = Tf2 = 31.25 ms
20Hz wamble...Tf1 = Tf2 = 25 ms
(6) CR5 (Analog switch control)
B7 ... Control Analog switch SW7 between IO12 and V
DD
:
0/SW7 OFF, 1/SW7 ON
B6 ... Control Analog switch SW8 between IO13 and V
DD
:
0/SW8 OFF, 1/SW8 ON
B5 ... Control Analog switch SW9 between IO14 and V
DD
:
0/SW9 OFF, 1/SW9 ON
B4 ... Control Analog switch SW5 between IO9 and IO10, and Analog switch SW6 between IO10
and IO11 :
0/SW5 OFF, SW6 ON, 1/SW5 ON, SW6 OFF
B3 ... Control Analog switch SW4 between IO7 and IO8 :
0/SW4 OFF, 1/SW4 ON
B2 ... Control Analog switch SW3 between IO5 and IO6 :
0/SW3 OFF, 1/SW3 ON
B1 ... Control Analog switch SW2 between IO3 and IO4 :
0/SW2 OFF, 1/SW2 ON
B0 ... Control Analog switch SW1 between IO1 and IO2 :
0/SW1 OFF, 1/SW1 ON
Tf1
Tf2
t
Repeatative waveform
SW7_
CONT
Initial Value
CR5
SW8_
CONT
SW9_
CONT
SW5&SW6_
CONT
SW4_
CONT
SW3_
CONT
SW2_
CONT
SW1_
CONT
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
24/25
Semiconductor
MSM7575
(7) CR6 (VOX function control)
B7 ... VOX function enable :
0/Disable, 1/Enable
B6, B5 ... Transmit signal energy detect (Transmit VOX) threshold
(0, 0): 30 dBm0
(0, 1): 35 dBm0
(1, 0): 40 dBm0
(1, 1): 45 dBm0
B4 ... Hang-over time (Fig. 2, T
VXOFF)
:
0/160 ms, 1/320 ms
B3 ... Receive VOX function setting :
0/Background noise transmit, 1/Voice signal detect
When using this data for control, the pin VOXI should be set at a "L" level.
B2 ... Background noise amplitude setting :
0/Automatic, 1/Programmable by B1 and B0
Automatic : The noise is set at the voice signal amplitude at the time when B3
(or VOXI) changes from "1" to digital "0".
B1, B0 ... (0, 0):
No noise
(0, 1):
55 dBm0
(1, 0):
45 dBm0
(1, 1):
35 dBm0
(8) CR7 (Detect register, read only)
*
For IC test
B7 ... Transmit VOX function result :
0/Absence, 1/Presence
B6, B5 ... Transmit voiceless level (indicator) :
(0, 0) : below 60 dBm0
Note) These outputs are valid only when VOX
(0, 1) : 50 to 60 dBm0
function is enabled by CR6-B7.
(1, 0) : 40 to 50 dBm0
(1, 1) : over 40 dBm0
B4 ... Not used
B3 ... Not used
B2 ... Not used
B1 ... Not used
B0 ... Not used
VOX
ON/OFF
Initial Value
CR6
ON
LVL1
ON
LVL0
OFF
TIME
VOX IN
RX NOISE
LEVEL SEL
RX NOISE
LVL1
RX NOISE
LVL0
0
0
0
0
0
0
0
0
B7
B6
B5
B4
B3
B2
B1
B0
VOX
OUT
Initial
CR7
TX NOISE
LVL1
TX NOISE
LVL0
--
--
--
--
--
0
0
0
*
*
*
*
*
B7
B6
B5
B4
B3
B2
B1
B0
25/25
Semiconductor
MSM7575
(Unit : mm)
PACKAGE DIMENSIONS
Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which
are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the
product name, package name, pin number, package code and desired mounting conditions
(reflow method, temperature and times).
QFP64-P-1414-0.80-BK
Package material
Lead frame material
Pin treatment
Solder plate thickness
Package weight (g)
Epoxy resin
42 alloy
Solder plating
5
mm or more
0.87 TYP.
Mirror finish
NOTICE
1.
The information contained herein can change without notice owing to product and/or
technical improvements. Before using the product, please make sure that the information
being referred to is up-to-date.
2.
The outline of action and examples for application circuits described herein have been
chosen as an explanation for the standard action and performance of the product. When
planning to use the product, please ensure that the external conditions are reflected in the
actual circuit, assembly, and program designs.
3.
When designing your product, please use our product below the specified maximum
ratings and within the specified operating ranges including, but not limited to, operating
voltage, power dissipation, and operating temperature.
4.
Oki assumes no responsibility or liability whatsoever for any failure or unusual or
unexpected operation resulting from misuse, neglect, improper installation, repair, alteration
or accident, improper handling, or unusual physical or electrical stress including, but not
limited to, exposure to parameters beyond the specified maximum ratings or operation
outside the specified operating range.
5.
Neither indemnity against nor license of a third party's industrial and intellectual property
right, etc. is granted by us in connection with the use of the product and/or the information
and drawings contained herein. No responsibility is assumed by us for any infringement
of a third party's right which may result from the use thereof.
6.
The products listed in this document are intended for use in general electronics equipment
for commercial applications (e.g., office automation, communication equipment,
measurement equipment, consumer electronics, etc.). These products are not authorized
for use in any system or application that requires special or enhanced quality and reliability
characteristics nor in any system or application where the failure of such system or
application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety
devices, aerospace equipment, nuclear power control, medical equipment, and life-support
systems.
7.
Certain products in this document may need government approval before they can be
exported to particular countries. The purchaser assumes the responsibility of determining
the legality of export of these products and will take appropriate and necessary steps at their
own expense for these.
8.
No part of the contents contained herein may be reprinted or reproduced without our prior
permission.
9.
MS-DOS is a registered trademark of Microsoft Corporation.
Copyright 1999 Oki Electric Industry Co., Ltd.
Printed in Japan
E2Y0002-29-62