Semiconductor Components Industries, LLC, 2004

November, 2004 - Rev. 0

Publication Order Number:

NB7N017M/D

NB7N017M

3.3V SiGe 8-Bit Dual
Modulus Programmable
Divider/Prescaler with CML
Outputs

The NB7N017M is a high speed 8bit dual modulus

programmable divider/prescaler with 16 mA CML outputs capable

of switching at input frequencies greater than 3.5 GHz. The CML

output structure contains internal 50

W source termination resistor to

. The device generates 400 mV output amplitude with 50

receiver resistor to V

. This I/O structure enables easy

implementation of the NB7N017M in 50

W systems.

The differential inputs contain 50

W termination resistors to VT

pads and all differential inputs accept RSECL, ECL, LVDS,

LVCMOS, LVTTL, and CML.

Internally, the NB7N017M uses a > 3.5 GHz 8bit programmable

down counter. A select pin, SEL, is used to select between two

words, Pa[0:7] and Pb[0:7], that are stored in REGa and REGb

respectively. Two parallel load pins, PLa and PLb, are used to load

the level triggered programming registers, REGa and REGb,

respectively. A differential clock enable, CE, pin is available.

The NB7N017M offers a differential output, TC. Terminal count

output, TC, goes high for one clock cycle when the counter has

reached the all zeros state. To reduce output phase noise, TC is

retimed with the rising edge triggered latches.

Maximum Input Clock Frequency > 3.5 GHz Typical

Differential CLK Clock Input

Differential CE Clock Enable Input

Differential SEL Word Select Input

W Internal Input and Output Termination Resistors

Differential TC Terminal Count Output

All Outputs 16 mA CML with 50

W Internal Source Termination

to V

All SingleEnded Control Pins CMOS and PECL/NECL

Compatible

Counter Programmed Using One of Two Single-Ended Words,

Pa[0:7] and Pb[0:7], Stored in REGa and REGb

REGa and REGb Implemented with Level Triggered Latch

Compatible with Existing 3.3 V LVEP, EP, and SG Devices

Ability to Program the Divider without Disturbing Current Settings

Positive CML Output Operating Range: V

= 3.0 V to 3.465 V

with V

= 0 V

Negative CML Output Operating Range: V

= 0 V

with V

= 3.0 V to 3.465 V

Reference Voltage Output

CML Output Level: 400 mV Peak-Peak Output with 50

W Receiver

Resistor to V

Pb-Free Packages are Available*

NB7N017M = Device Code
A

= Assembly Site

= Wafer Lot

= Year

= Work Week

*For additional marking information, refer to

Application Note AND8002/D.

QFN-52

MN SUFFIX

CASE 485M

MARKING DIAGRAM*

NB7N

017M

AWLYYWW

http://onsemi.com

See detailed ordering and shipping information in the package
dimensions section on page 18 of this data sheet.

ORDERING INFORMATION

*For additional information on our Pb-Free strategy

and soldering details, please download the ON Semi-

conductor Soldering and Mounting Techniques Ref-

erence Manual, SOLDERRM/D.

NB7N017M

http://onsemi.com

Table 1. PIN DESCRIPTION

Pin Name

I/O

Default

State

Single/Differential

(Notes 1 and 2)

Description

CLK

ECL, CML, LVCMOS,

LVDS, LVTTL Input

Differential

Clock

ECL, CML, LVCMOS,

LVDS, LVTTL Input

Differential

Clock Enable

CMOS, ECL Input

Low

Single

Asynchronous Master Reset: Counter set to 0000 0000 to

reload at next CLK pulse, REGa and REGb = 1111 1111 and

TC = 1.

SEL

ECL, CML, LVCMOS,

LVDS, LVTTL Input

Differential

Divide Select

PLa, PLb

CMOS, ECL Input

Low

Single

Parallel Load Counter Latch from Pa[0:7], Pb[0:7] (Level

Triggered)

CML Output

Differential

Terminal Count, 16 mA CML output with 50 W Source

Termination to V

(Note 5)

Pa[0:7], Pb[0:7]

CMOS, ECL Input

High

Single

Counter Program Pins. CMOS and PECL/NECL compatible

Pa7 = MSB, Pb7 = MSB

Power

Positive Supply

Power

Negative Supply

VTCLK, VTCLK,

VTSEL, VTSEL

VTCE, VTCE

Termination

Differential

50 W Internal Input Termination Resistor (Note 6)

Output

CMOS/ECL Reference Voltage Output

N/A

No Connect (Note 4)

ÑÑÑÑÑÑ

ÑÑÑÑÑÑÑ

Exposed Pad (Note 3)

1. All high speed inputs and outputs are differential to improve performance.

2. All single-ended inputs are CMOS and NECL/ECL compatible.

3. All V

and V

pins must be externally connected to external power supply voltage to guarantee proper device operation. The thermally

exposed pad (EP) on package bottom (see case drawing) must be attached to a heat-sinking conduit. Exposed pad is bonded to the lowest

voltage potential, V

4. The NC pins are electrically connected to the die and must be left open.

5. CML outputs require 50 W receiver termination resistor to V

for proper operation.

6. In the differential configuration when the input termination pins are connected to the common termination voltage, and if no signal is applied

then the device will be susceptible to self-oscillation.

NB7N017M

http://onsemi.com

Table 2. CE Truth Table

Clock Status

LOW

HIGH

Clock Disabled

Clock Enabled

Table 3. SEL Truth Table

SEL

Active Register

LOW

HIGH

REGa

REGb

Table 4. Register Programming Values for Various Divide Ratios

Pa7/Pb7

Pa6/Pb6

Pa5/Pb5

Pa4/Pb4

Pa3/Pb3

Pa2/Pb2

Pa1/Pb1

Pa0/Pb0

Divide By

undefined

254

255

256

Table 5. Function Table

Pla PLb SEL CE CLK

Function

Master Reset (Counter programmed to 0000 0000, REGa and REGb programmed to 1111 1111 and

TC to 1)

REGa is transparent to Pa[0:7]

REGb is transparent Pb[0:7]

Count; At TC pulse, load counter from REGa

Count; At TC pulse, load counter from REGb

Hold

X - Don't Care
H - HIGH
L - LOW
Z - Rising Edge

NB7N017M

http://onsemi.com

CLK

8-BIT

COUNTER

8-BIT REGa

GENERATOR

Figure 4. Block Diagram

PLa

TCLD MUX

SEL

8-BIT REGb

PLb

CLK

SEL

CLK_INT

GENERATOR

CLK_INT

DFF

Counter_State [7:0]

TC_INT

MUX_OUT[7:0]

Pb_INT[7:0]

Pa_INT[7:0]

Pa[7:0]

Pb[7:0]

Table 6. Interface Options

CLK INPUT interfacing options

CLK INPUT INTERFACING OPTIONS

CML

Connect VTCLK and VTCLK to V

LVDS

Connect VTCLK and VTCLK together

AC-COUPLED

Bias VTCLK and VTCLK Inputs within (VIHCMR)

Common Mode Range

RSECL, PECL, NECL

Standard ECL Termination Techniques or connect VTCLK and

VTCLK to V

LVTTL, LVCMOS

An Entered Voltage Should be Applied to the unused

Complementary Differential Input. Nominal Voltage is 1.5 V for

LVTTL and V

/2 for LVCMOS Inputs.

Table 7. ATTRIBUTES

Characteristic

Value

Internal Input Pulldown Resistor (MR, PLa, PLb)

75 k to V

Internal Input Pullup Resistor (Pa[0:7], Pb[0:7])

75 k to V

ESD Protection

Human Body Model

Machine Model

Charged Device Model

>500 V

>10 V

>2 kV

Moisture Sensitivity (Note 7)

Level 2

Flammability Rating

Oxygen Index: 28 to 34

UL 94 V-0 @ 0.125 in

Transistor Count

1914

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

7. For additional information, see Application Note AND8003/D.

NB7N017M

http://onsemi.com

Table 8. MAXIMUM RATINGS

Symbol

Parameter

Condition 1

Condition 2

Rating

Units

Positive Power Supply

= 0 V

3.6

Negative Power Supply

= 0 V

-3.6

Positive Input
Negative Input

= 0 V

3.6

-3.6

V
V

INPP

Differential Input Voltage

|CLK - CLK|

- V

w 2.8 V

2.8 V

Input Current through R

(50 W Resistor)

Continuous
Surge

25
50

out

Output Current

Continuous
Surge

25
50

mA
mA

Sink/Source

$0.5

Operating Temperature Range

-40 to +85

°C

stg

Storage Temperature Range

-65 to +150

°C

Thermal Resistance (Junction-to-Ambient)

(Note 8)

0 lfpm
500 lfpm

52 QFN
52 QFN

25 - 32
20 - 27

°C/W
°C/W

Thermal Resistance (Junction-to-Case)

2S2P (Note 8)

52 QFN

4 - 15

°C/W

sol

Wave Solder

< 2 to 3 seconds

265

°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values

(not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage

may occur and reliability may be affected.

8. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

NB7N017M

http://onsemi.com

Table 9. DC CHARACTERISTICS, POSITIVE CML OUTPUT

= 3.0 V to 3.465 V; V

= 0 V (Note 11)

-40°C

25°C

85°C

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

Positive Power Supply Current

170

200

230

170

200

230

170

200

230

Output HIGH Voltage (Note 12)

-40

-10

-40

-10

-40

-10

Output LOW Voltage (Note 12)

-400

-330

-400

-330

-400

-330

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 19, 21)

Input Threshold Reference Voltage

Range (Note 9)

+1125

-75

+1125

-75

+1125

-75

Single-Ended Input HIGH Voltage

+75

Single-Ended Input LOW Voltage

-75

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 20, 22)

IHD

Differential Input HIGH Voltage

+1200

ILD

Differential Input LOW Voltage

-75

CMR

Input Common Mode Range

(Differential Cross-Point Voltage)

(Note 10)

+1200

-50

+1200

-50

+1200

-50

Differential Input Voltage

+100

Output Voltage Reference @ -100 mA

1840

1970

2100

1840

1960

2100

1820

1970

2100

TIN

Internal Input Termination Resistor

TOUT

Internal Output Resistor

Input HIGH Current

CLK, CE, SEL

MR, PLa, PLb

Pa[0:7], Pb[0:7]

-50

-10

-50

-10

-50

-10

Input LOW Current

CLK, CE, SEL

MR, PLa, PLb

Pa[0:7], Pb[0:7]

-0.5

-50

-20

0.5

-0.5

-50

-20

0.5

-0.5

-50

-20

0.5

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

board with maintained airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating
temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are
applied individually under normal operating conditions and not valid simultaneously.

9. V

is applied to the complementary input when operating in single-ended mode.

10.V

CMR

minimum varies 1:1 with V

, V

CMR

maximum varies 1:1 with V

. The V

CMR

range is referenced to the most positive side of the

differential input signal.

11. Input and output parameters vary 1:1 with V

. V

can vary +0.925 V to -0.165 V.

12.All loading with 50 W to V

13.V

IHCMR

min varies 1:1 with V

, V

IHCMR

max varies 1:1 with V

. The V

IHCMR

range is referenced to the most positive side of the differential

input signal.

NB7N017M

http://onsemi.com

Table 10. DC CHARACTERISTICS, NEGATIVE CML OUTPUT

= 0 V; V

= -3.465 V to -3.0 V (Note 16)

-40°C

25°C

85°C

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

Positive Power Supply Current

170

200

230

170

200

230

170

200

230

Output HIGH Voltage (Note 17)

-40

-10

-40

-10

-40

-10

Output LOW Voltage

(Note 17)

-400

-330

-400

-330

-400

-330

DIFFERENTIAL INPUT DRIVEN SINGLE-ENDED (Figures 19, 21)

Input Threshold Reference Voltage

Range (Note 14)

+1125

-75

+1125

-75

+1125

-75

Single-Ended Input HIGH Voltage

+75

Single-Ended Input LOW Voltage

-75

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 20, 22)

IHD

Differential Input HIGH Voltage

+1200

ILD

Differential Input LOW Voltage

-75

CMR

Input Common Mode Range

(Differential Cross-Point Voltage)

(Note 15)

+1200

-50

+1200

-50

+1200

-50

Differential Input Voltage

+100

Output Voltage

Reference @ -100 mA

-1460 -1330 -1200 -1460 -1330 -1200 -1460 -1330 -1200

TIN

Internal Input Termination Resistor

TOUT

Internal Output Resistor

Input HIGH Current

CLK, CE, SEL

MR, PLa, PLb

Pa[0:7], Pb[0:7]

-50

-10

-50

-10

-50

-10

Input LOW Current

CLK, CE, SEL

MR, PLa, PLb

Pa[0:7], Pb[0:7]

-0.5

-50

-20

0.5

-0.5

-50

-20

0.5

-0.5

-50

-20

0.5

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

14.V

is applied to the complementary input when operating in single-ended mode.

15.V

CMR

minimum varies 1:1 with V

, V

CMR

maximum varies 1:1 with V

. The V

CMR

range is referenced to the most positive side of the

differential input signal.

16.Input and output parameters vary 1:1 with V

17.All loading with 50 W to V

18.V

IHCMR

min varies 1:1 with V

, V

IHCMR

max varies 1:1 with V

. The V

IHCMR

range is referenced to the most positive side of the differential

input signal.

NB7N017M

http://onsemi.com

Table 11. AC CHARACTERISTICS

= 0 V; V

= -3.465 V to -3.0 V or V

= 3.0 V to 3.465 V; V

EE =

0 V (Note 19)

-40°C

25°C

85°C

Symbol

Characteristic

Min

Typ

Max

Min

Typ

Max

Min

Typ

Max

Unit

OUTPP

Output Voltage Amplitude @ B 2 Mode

= 3.5 GHz

(See Figure 5)

300

400

300

400

300

400

PLH

PHL

Propagation Delay to Output Differential

CLK to TC

MR to TC

435

100

555

500

455

100

575

500

475

100

595

500

JITTER

RMS Random Clock Jitter f

= 3.5 GHz

(See Figure 5)

2.5

3.0

INPP

Input Voltage Swing/Sensitivity

(Differential Configuration) (Note 20)

100

2500

100

2500

100

2500

Output Rise/Fall Times

(20% - 80%)

Setup Time

Pa[7:0] to PLa

(Figure 23)

Pb[7:0] to PLb

CE to CLK

SEL to CLK

PLa to CLK

PLb to CLK

Pa[7:0] to CLK

Pb[7:0] to CLK

3750

4500

400

300

2500

3250

4750

3000

2500

2000

120

2000

2750

3500

2500

3750

4500

400

300

2500

3250

4750

3000

2500

2000

120

2000

2750

3500

2500

3750

4500

400

300

2500

3250

4750

3000

2500

2000

120

2000

2750

3500

2500

Hold Time

PLa to Pa[7:0]

(Figure 23)

PLb to Pb[7:0]

CLK to CE

CLK to SEL

CLK to PLa

CLK to PLb

CLK to PLb[7:0]

-1500

-1250

450

-1750

-2250

-2000

-2700

-1900

-110

-1900

-2700

-3200

-2500

-1500

-1250

450

-1750

-2250

-2000

-2700

-1900

-110

-1900

-2700

-3200

-2500

-1500

-1250

450

-1750

-2250

-2000

-2700

-1900

-110

-1900

-2700

-3200

-2500

SKEW

Device-to-Device (Note 21)

Minimum Pulse Width

250

Reset Recovery

MR to TC

3000

2500

3000

2500

3000

2500

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit

board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating
temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are
applied individually under normal operating conditions and not valid simultaneously.

19.Measured using a 400 mV source, 50% duty cycle clock source at f

= 1 GHz unless stated otherwise. All loading with 50 W to V

. Input edge

rates 40 ps (20% - 80%).

20.V

INPP

(MAX) cannot exceed V

- V

21.Device-to-Device skew for identical transitions at identical V

levels.

INPUT FREQUENCY (MHz)

Figure 5. Output Voltage Amplitude (V

OUTPP

) / RMS Jitter vs. Input Frequency (f

)

@ Ambient Temperature (Typical)

OUTPUT VOL

T
AGE AMPLITUDE (mV)

JITTER

ps (RMS)

100

200

300

400

0.5

1.5

2.5

3.5

OUTPP

RMS Jitter

NB7N017M

http://onsemi.com

Application Information

All NB7N017M inputs can accept PECL, CML, LVTTL,

LVCMOS and LVDS signal levels. The limitations for
differential input signal (LVDS, PECL, or CML) are

minimum input swing of 100 mV and the maximum input
swing of 450 mV. Within these conditions, the input
voltage can range from V

to 1.2 V. Examples interfaces

are illustrated below in a 50

W environment (Z = 50 W).

50 W

CLK

50 W

7N017M

TCLK

50 W 50 W

7N017M

Figure 6. CML to CML Interface

50 W

LVDS

Driver

50 W

7N017M

Figure 7. PECL to CML Receiver Interface

50 W

PECL
Driver

CLK

50 W

7N017M

BIAS

* V

TCLK

5.0 V 290 W
3.3 V 150 W
2.5 V 80 W

Recommended R

Values

50 W

TCLK

BIAS

TCLK

CLK

TCLK

Figure 8. LVDS to CML Receiver Interface

BIAS

is within V

CMR

Range.

NB7N017M

http://onsemi.com

Figure 9. LVCMOS/LVTTL to CML Receiver Interface

50 W

LVTTL/

LVCMOS

Driver

CLK

50 W

7N017M

No Connect

TCLK

No Connect

REF

LVCMOS

LVTTL

1.5 V

Recommended V

REF

Values

VCC * VEE

Table 12. OPERATION TABLE

PLa

PLb

SEL

CLK

CLK_INT

TC_INT

XXXXXXXX

00000101

00000100

00000101

00000100

XXXXXXXX

X - Don't Care

H - HIGH

L - LOW

NB7N017M

http://onsemi.com

Table 12. OPERATION TABLE

TC_INT

CLK_INT

CLK

SEL

PLb

PLa

XXXXXXXX

00000010

XXXXXXXX

00000001

XXXXXXXX

X - Don't Care

H - HIGH

L - LOW

NB7N017M

http://onsemi.com

Figure 15. Timing Diagram for SEL Input

(Before Critical Rising Edge of CLK)

CLK

SEL

Pa[7:0]

Pb[7:0]

PLa

PLb

TC[7:0]

delay

d=4

d=3

Figure 16. Timing Diagram for SEL Input

(After Critical Rising Edge of CLK)

CLK

SEL

Pa[7:0]

Pb[7:0]

PLa

PLb

TC[7:0]

delay

d=4

d=3

Figure 17. Timing Diagram Relating PLa, PLb, Pa(0:7), Pb(0:7)

CLK

Pa[7:0]

PLa

Pa_INT[7:0]

Pb[7:0]

PLb

Pb_INT[7:0]

SEL

MUX_INT[7:0]

255

103

201

255

151

176

255

201

151

255

151

Pb/PLb have the same functionality as Pa/PLa

MUX_OUT is the output of the internal MUX

d=3

NB7N017M

http://onsemi.com

Figure 18. AC Reference Measurement

CLK

PHL

PLH

INPP

= V

(CLK) - V

(CLK)

OUTPP

= V

(TC) - V

(TC)

Figure 19. Differential Input Driven

Single-Ended

Figure 20. Differential Inputs Driven

Differentially

IHmax

ILmax

IHmin

ILmin

thmax

thmin

GND

IHDmax

ILDmax

IHDmin

ILDmin

IHDtyp

ILDtyp

= V

IHD

- V

ILD

CMR

CMmax

GND

Figure 21. V

Diagram

Figure 22. V

CMR

Diagram

NB7N017M

http://onsemi.com

Figure 23. Setup and Hold Time

Setup Time

CLK

Hold Time -

Receiver

Device

Figure 24. Typical Termination for 16 mA Output Drive and Device Evaluation

NB7N017M

ORDERING INFORMATION

Device

Package

Shipping

NB7N017MMN

QFN-52

260 Units / Tray

NB7N017MMNG*

QFN-52

(Pb-Free)

260 Units / Tray

NB7N017MMNR2

QFN-52

2000 / Tape & Reel

NB7N017MMNR2G*

QFN-52

(Pb-Free)

2000 / Tape & Reel

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

*Future Product - Contact factory for availability.

NB7N017M

http://onsemi.com

PACKAGE DIMENSIONS

QFN-52, 8 x 8 mm, 0.5 mm Pitch

Quad Flat No Lead Package

CASE 485M-01

ISSUE O

0.15

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME

Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS

3. DIMENSION b APPLIES TO PLATED TERMINAL

AND IS MEASURED BETWEEN 0.25 AND 0.30 MM

FROM TERMINAL.

4. COPLANARITY APPLIES TO THE EXPOSED PAD

AS WELL AS THE TERMINALS.

0.08

NOTE 3

0.15

SEATING PLANE

0.10

52 X

0.10

0.05 C

DIM

MIN

MAX

MILLIMETERS

0.80

1.00

0.00

0.05

0.60

0.80

0.20 REF

0.23

0.28

8.00 BSC

6.50

6.80

8.00 BSC

6.50

6.80

0.50 BSC

0.20

---

REF

52 X

0.35

0.45

NB7N017M

http://onsemi.com

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice

to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any

liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental

damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over

time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under

its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body,

or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death

may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees,

subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of

personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part.

SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

N. American Technical Support: 800-282-9855 Toll Free

USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

NB7N017M/D

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada

Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your

local Sales Representative.

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: NB7N017MMNR2G

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: NB7N017MMNR2G