Semiconductor Components Industries, LLC, 2004
March, 2004 - Rev. 9
1
Publication Order Number:
NCP511/D
NCP511
150 mA CMOS Low Iq
Low-Dropout Voltage
Regulator
The NCP511 series of fixed output low dropout linear regulators are
designed for handheld communication equipment and portable battery
powered applications which require low quiescent current. The
NCP511 series features an ultra-low quiescent current of 40
mA. Each
device contains a voltage reference unit, an error amplifier, a PMOS
power transistor, resistors for setting output voltage, current limit, and
temperature limit protection circuits.
The NCP511 has been designed to be used with low cost ceramic
capacitors and requires a minimum output capacitor of 1.0
mF. The
device is housed in the micro-miniature TSOP-5 surface mount
package. Standard voltage versions are 1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V,
3.0 V, 3.3 V, and 5.0 V. Other voltages are available in 100 mV steps.
Features
Low Quiescent Current of 40
mA Typical
Low Dropout Voltage of 100 mV at 100 mA
Excellent Line and Load Regulation
Maximum Operating Voltage of 6.0 V
Low Output Voltage Option
High Accuracy Output Voltage of 2.0%
Industrial Temperature Range of -40
C to 85
C
Pb-Free Packages are Available
Typical Applications
Cellular Phones
Battery Powered Instruments
Hand-Held Instruments
Camcorders and Cameras
Driver w/
Current
Limit
V
in
V
out
Thermal
Shutdown
Enable
GND
OFF
ON
1
3
5
2
Figure 1. Representative Block Diagram
This device contains 82 active transistors
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
ORDERING INFORMATION
TSOP-5
(SOT23-5, SC59-5)
SN SUFFIX
CASE 483
1
5
PIN CONNECTIONS AND
MARKING DIAGRAM
1
3
N/C
V
in
2
GND
Enable
4
V
out
5
xxxYW
xxx = Version
Y
= Year
W = Work Week
(Top View)
http://onsemi.com
NCP511
http://onsemi.com
2
PIN FUNCTION DESCRIPTION
Pin No.
Pin Name
Description
1
V
in
Positive power supply input voltage.
2
GND
Power supply ground.
3
Enable
This input is used to place the device into low-power standby. When this input is pulled low, the device is
disabled. If this function is not used, Enable should be connected to V
in.
4
N/C
No internal connection.
5
V
out
Regulated output voltage.
MAXIMUM RATINGS
Rating
Symbol
Value
Unit
Input Voltage
V
in
0 to 6.0
V
Enable Voltage
Enable
-0.3 to V
in
+0.3
V
Output Voltage
V
out
-0.3 to V
in
+0.3
V
Power Dissipation and Thermal Characteristics
Power Dissipation
Thermal Resistance, Junction to Ambient
P
D
R
q
JA
Internally Limited
250
W
C/W
Operating Junction Temperature
T
J
+125
C
Operating Ambient Temperature
T
A
-40 to +85
C
Storage Temperature
T
stg
-55 to +150
C
1. This device series contains ESD protection and exceeds the following tests:
Human Body Model 2000 V per MIL-STD-883, Method 3015
Machine Model Method 200 V
2. Latch up capability (85
C)
"
100 mA DC with trigger voltage.
NCP511
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS
(V
in
= V
out(nom.)
+ 1.0 V, V
enable
= V
in
, C
in
= 1.0
m
F, C
out
= 1.0
m
F, T
J
= 25
C, unless
otherwise noted.)
Characteristic
Symbol
Min
Typ
Max
Unit
Output Voltage (T
A
= 25
C, I
out
= 1.0 mA)
1.5 V
1.8 V
2.5 V
2.7 V
2.8 V
3.0 V
3.3 V
5.0 V
V
out
1.455
1.746
2.425
2.646
2.744
2.94
3.234
4.900
1.5
1.8
2.5
2.7
2.8
3.0
3.3
5.0
1.545
1.854
2.575
2.754
2.856
3.06
3.366
5.100
V
Output Voltage (T
A
= -40
C to 85
C, I
out
= 1.0 mA)
1.5 V
1.8 V
2.5 V
2.7 V
2.8 V
3.0 V
3.3 V
5.0 V
V
out
1.455
1.746
2.425
2.619
2.716
2.910
3.201
4.900
1.5
1.8
2.5
2.7
2.8
3.0
3.3
5.0
1.545
1.854
2.575
2.781
2.884
3.09
3.399
5.100
V
Line Regulation (I
out
= 10 mA)
1.5 V-4.4 V (V
in
= V
out(nom.)
+ 1.0 V to 6.0 V)
4.5 V-5.0 V (V
in
= 5.5 V to 6.0 V)
Reg
line
-
-
1.0
1.0
3.5
3.5
mV/V
Load Regulation (I
out
= 1.0 mA to 150 mA)
Reg
load
-
0.3
0.8
mV/mA
Output Current (V
out
= (V
out
at I
out
= 150 mA) -3%)
1.5 V-1.8 V (V
in
= 4.0 V)
1.9 V-3.0 V (V
in
= 5.0 V)
3.1 V-5.0 V (V
in
= 6.0 V)
I
out(nom.)
150
150
150
-
-
-
-
-
-
mA
Dropout Voltage (I
out
= 100 mA, Measured at V
out
-3.0%)
1.5 V
1.8 V
2.5 V
2.7 V
2.8 V
3.0 V
3.3 V
5.0 V
V
in
-V
out
-
-
-
-
-
-
-
-
245
160
110
100
100
100
90
75
350
200
200
200
200
200
200
200
mV
Quiescent Current
(Enable Input = 0 V)
(Enable Input = V
in
, I
out
= 1.0 mA to I
o(nom.)
)
I
Q
-
-
0.1
40
1.0
100
m
A
Output Voltage Temperature Coefficient
T
C
-
"
100
-
ppm/
C
Enable Input Threshold Voltage
(Voltage Increasing, Output Turns On, Logic High)
(Voltage Decreasing, Output Turns Off, Logic Low)
V
th(en)
1.3
-
-
-
-
0.3
V
Output Short Circuit Current (V
out
= 0 V)
1.5 V-1.8 V (V
in
= 4.0 V)
1.9 V-3.0 V (V
in
= 5.0 V)
3.1 V-5.0 V (V
in
= 6.0 V)
I
out(max)
200
200
200
400
400
400
800
800
800
mA
Ripple Rejection (f = 1.0 kHz, I
o
= 60 mA)
RR
-
50
-
dB
Output Noise Voltage (f = 20 Hz to 100 kHz, I
out
= 60 mA)
V
n
-
110
-
m
Vrms
3. Maximum package power dissipation limits must be observed.
PD
+
TJ(max)
*
TA
R
q
JA
4. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
NCP511
http://onsemi.com
4
45
40
30
35
25
5
0
2.5
1.5
3.0
1.0
2.0
0
3.5
39
0
3
2
1
V
in
, INPUT VOLTAGE (V)
V
out
, OUTPUT VOL
T
AGE (V)
-50
50
45
35
50
25
0
40
30
25
20
-25
75
100
125
TEMPERATURE (
C)
I
out
, OUTPUT CURRENT (mA)
GROUND PIN CURRENT (
m
A)
I
Q
, QUIESCENT CURRENT (
m
A)
V
in
, INPUT VOLTAGE (V)
GROUND PIN CURRENT (
m
A)
0
4
3
2
1
5
6
0
5
7
0
75
100
50
125
25
150
35
41
33
37
25
43
45
V
out(nom.)
= 3.0 V
I
out
= 50 mA
T
A
= 25
C
5
6
0.5
10
15
20
31
29
27
V
in
=
V
out(nom.)
+ 0.5 V
V
out(nom.)
= 3.0 V
I
O
= 0 mA
1
2
3
4
6
4
V
out(nom.)
= 3.0 V
V
in
= 5.0 V
T
A
= 25
C
V
out(nom.)
= 3.0 V
I
O
= 0 mA
C
in
= 1.0
m
F
C
out
= 1.0
m
F
T
A
= 25
C
V
enable
= V
in
-60
200
180
160
140
20
0
-20
120
100
80
40
0
-40
40
60
140
TEMPERATURE (
C)
DROPOUT VOL
T
AGE (mV)
20
60
80
100
120
I
out
= 150 mA
I
out
= 1 mA
I
out
= 10 mA
I
out
= 50 mA
I
out
= 100 mA
350
200
CURRENT LIMIT (mA)
0
450
V
in
, INPUT VOLTAGE (V)
250
300
400
150
100
50
V
out(nom.)
= 3.0 V
C
in
= 1.0
m
F
Figure 2. Dropout Voltage vs. Temperature
Figure 3. Output Voltage vs. Input Voltage
Figure 4. Quiescent Current vs. Temperature
Figure 5. Ground Pin Current vs. Output Current
Figure 6. Ground Pin Current vs. Input Voltage
Figure 7. Current Limit vs. Input Voltage
V
out(nom.)
= 3.0 V
NCP511
http://onsemi.com
5
60
Figure 8. Line Transient Response
TIME (
m
s)
100
500 600
400
300
700
200
900
0
3
-20
40
-40
4
20
800
V
in
, INPUT
VOL
T
AGE (V)
V
in
= 3.5 V to 4.5 V
V
out
= 3.0 V
C
out
= 1
m
F
I
out
= 1 mA
5
OUTPUT VOL
T
AGE
DEVIA
TION (mV)
-150
3
4
5
50
-50
-100
0
V
in
, INPUT
VOL
T
AGE (V)
4
Figure 9. Line Transient Response
Figure 10. Line Transient Response
TIME (
m
s)
TIME (
m
s)
0
3
5
20
100 120
80
60
140
40
180
160
20
100 120
80
60
140
40
180
160
V
in
, INPUT
VOL
T
AGE (V)
V
in
= 3.5 V to 4.5 V
V
out
= 3.0 V
C
out
= 1
m
F
I
out
= 100 mA
C
out
= 1
m
F
I
out
= 150 mA
100
V
in
= 3.5 V to 4.5 V
V
out
= 3.0 V
-200
OUTPUT VOL
T
AGE
DEVIA
TION (mV)
OUTPUT VOL
T
AGE
DEVIA
TION (mV)
50
100
150
I
out
, OUTPUT
CURRENT (mA)
0
100
200
10
1000
400
200
TIME (
m
s)
Figure 11. Load Transient Response
Figure 12. Load Transient Response
-10
0
20
1200
1800
600
800
1400 1600
1000
400
200
1200
1800
600
800
1400 1600
0
150
I
out
, OUTPUT
CURRENT (mA)
V
in
= 3.5 V
V
out
= 3.0 V
C
in
= 1
m
F
C
out
= 1
m
F
I
O
= 1 mA to 150 mA
V
in
= 3.5 V
V
out
= 3.0 V
C
in
= 1
m
F
C
out
= 10
m
F
I
out
= 1 mA to 150 mA
OUTPUT VOL
T
AGE
DEVIA
TION (mV)
150
0
OUTPUT
VOL
T
AGE
DEVIA
TION
(mV)
-100
-200
TIME (
m
s)
-50
-100
NCP511
http://onsemi.com
6
2
0
1
4
0
Figure 13. Turn-On Response
TIME (
m
s)
3
20
100 120
80
60
140
40
180
160
V
out
, OUTPUT
VOL
T
AGE (V)
ENABLE
VOL
T
AGE (V)
V
in
= 3.5 V
V
out
= 3.0 V
T
A
= 25
C
I
out
= 1 mA
C
in
= 1
m
F
C
out
= 1
m
F
C
out
= 10
m
F
1
2
1.2
0.4
Figure 14. Output Noise Density
f, FREQUENCY (kHz)
0.2
0.6
1.0
1.4
0.01
10
100
1.0
0.1
1000
V
out
= 1.5 V
V
in
= 2.5 V
I
out
= 60 mA
C
out
= 2.2
m
F
OUTPUT NOISE DENSITY (
m
V/
HZ)
0
0.8
1.6
60
20
Figure 15. Ripple Rejection vs. Frequency
f, FREQUENCY (Hz)
10
30
50
70
100
100 k
1 M
10 k
1 k
V
out
= 3.0 V
V
in
= 3.5 V
DC
0.25 V
I
out
= 60 mA
C
out
= 1.0
m
F
RR, RIPPLE REJECTION (dB)
0
40
NCP511
http://onsemi.com
7
DEFINITIONS
Load Regulation
The change in output voltage for a change in output
current at a constant temperature.
Dropout Voltage
The input/output differential at which the regulator output
no longer maintains regulation against further reductions in
input voltage. Measured when the output drops 3.0% below
its nominal. The junction temperature, load current, and
minimum input supply requirements affect the dropout level.
Maximum Power Dissipation
The maximum total dissipation for which the regulator
will operate within its specifications.
Quiescent Current
The quiescent current is the current which flows through
the ground when the LDO operates without a load on its
output: internal IC operation, bias, etc. When the LDO
becomes loaded, this term is called the Ground current. It is
actually the difference between the input current (measured
through the LDO input pin) and the output current.
Line Regulation
The change in output voltage for a change in input voltage.
The measurement is made under conditions of low
dissipation or by using pulse technique such that the average
chip temperature is not significantly affected.
Line Transient Response
Typical over and undershoot response when input voltage
is excited with a given slope.
Thermal Protection
Internal thermal shutdown circuitry is provided to protect
the integrated circuit in the event that the maximum junction
temperature is exceeded. When activated at typically 160
C,
the regulator turns off. This feature is provided to prevent
failures from accidental overheating.
Maximum Package Power Dissipation
The maximum power package dissipation is the power
dissipation level at which the junction temperature reaches
its maximum operating value, i.e. 125
C. Depending on the
ambient power dissipation and thus the maximum available
output current.
NCP511
http://onsemi.com
8
APPLICATIONS INFORMATION
A typical application circuit for the NCP511 series is
shown in Figure 16.
Input Decoupling (C1)
A 1.0
mF capacitor either ceramic or tantalum is
recommended and should be connected close to the NCP511
package. Higher values and lower ESR will improve the
overall line transient response.
Output Decoupling (C2)
The NCP511 is a stable Regulator and does not require any
specific Equivalent Series Resistance (ESR) or a minimum
output current. Capacitors exhibiting ESRs ranging from a
few m
W up to 3.0 W can thus safely be used. The minimum
decoupling value is 1.0
mF and can be augmented to fulfill
stringent load transient requirements. The regulator accepts
ceramic chip capacitors as well as tantalum devices. Larger
values improve noise rejection and load regulation transient
response.
Enable Operation
The enable pin will turn on or off the regulator. These
limits of threshold are covered in the electrical specification
section of this data sheet. If the enable is not used then the
pin should be connected to V
in
.
Hints
Please be sure the V
in
and GND lines are sufficiently wide.
When the impedance of these lines is high, there is a chance
to pick up noise or cause the regulator to malfunction.
Set external components, especially the output capacitor,
as close as possible to the circuit, and make leads a short as
possible.
Thermal
As power across the NCP511 increases, it might become
necessary to provide some thermal relief. The maximum
power dissipation supported by the device is dependent
upon board design and layout. Mounting pad configuration
on the PCB, the board material and also the ambient
temperature effect the rate of temperature rise for the part.
This is stating that when the NCP511 has good thermal
conductivity through the PCB, the junction temperature will
be relatively low with high power dissipation applications.
The maximum dissipation the package can handle is
given by:
PD
+
TJ(max)
*
TA
R
q
JA
If junction temperature is not allowed above the
maximum 125
C, then the NCP511 can dissipate up to
400 mW @ 25
C.
The power dissipated by the NCP511 can be calculated
from the following equation:
Ptot
+
[Vin * Ignd (Iout)]
)
[Vin
*
Vout] * Iout
or
VinMAX
+
Ptot
)
Vout * Iout
Ignd
)
Iout
If a 150 mA output current is needed then the ground
current from the data sheet is 40
mA. For an NCP511SN30T1
(3.0 V), the maximum input voltage will then be 5.6 V.
Figure 16. Typical Application Circuit
V
out
Battery or
Unregulated
Voltage
C1
C2
OFF
ON
1
2
3
5
4
+
+
1
10
0.1
0.01
100
I
O
, OUTPUT CURRENT (mA)
Figure 17. Output Capacitor vs. Output Current
ESR, OUTPUT CAP
ACIT
OR (
W
)
0
150
25
50
75
100
125
C
out
= 1
m
F to 10
m
F
T
A
= 25
C to 125
C
V
in
= up to 6.0 V
UNSTABLE
STABLE
NCP511
http://onsemi.com
9
0
3
100
2
120
40
160
Time (ms)
V
out,
Output
V
oltage (V)
2
1
20
4
1
0
140
80
60
0
Enable V
oltage (V)
T
A
= 25
C
V
in
= 3.5 V
V
out
= 3.0 V
R = 1.0 M
W
C = 1.0
m
F
R = 1.0 M
W
C = 0.1
m
F
No Delay
3
Output
R
1
2
3
5
4
Input
1.0
m
F
1.0
m
F
Output
1
2
3
5
4
Input
1.0
m
F
1.0
m
F
Q2
Q1
R3
R1
R2
Output
1
2
3
5
4
Input
1.0
m
F
1.0
m
F
Output
1
2
3
5
4
Enable
1.0
m
F
1.0
m
F
C
Output
1
2
3
5
4
Input
1.0
m
F
1.0
m
F
Q1
R
5.6 V
0
100
120
40
160
Time (ms)
20
140
80
60
R = 1.0 M
W
C = 1.0
m
F
R = 1.0 mW
C = 0.1
m
F
No Delay
Figure 18. Current Boost Regulator
Figure 19. Current Boost Regulator
with Short Circuit Limit
Figure 20. Delayed Turn-on
Figure 21. Delayed Turn-on
Figure 22. Input Voltages Greater than 6.0 V
The NCP511 series can be current boosted with a PNP transis-
tor. Resistor R in conjunction with V
BE
of the PNP determines
when the pass transistor begins conducting; this circuit is not
short circuit proof. Input/Output differential voltage minimum is
increased by V
BE
of the pass resistor.
Short circuit current limit is essentially set by the V
BE
of Q2 and
R1. I
SC
= ((V
BEQ2
- ib * R2) / R1) + I
O(max) Regulator
If a delayed turn-on is needed during power up of several volt-
ages then the above schematic can be used. Resistor R, and
capacitor C, will delay the turn-on of the bottom regulator. A
few values were chosen and the resulting delay can be seen in
Figure 21.
The graph shows the delay between the enable signal and
output turn-on for various resistor and capacitor values.
A regulated output can be achieved with input voltages that
exceed the 6.0 V maximum rating of the NCP511 series with
the addition of a simple pre-regulator circuit. Care must be
taken to prevent Q1 from overheating when the regulated
output (V
out
) is shorted to GND.
Q1
R
APPLICATION CIRCUITS
NCP511
http://onsemi.com
10
ORDERING INFORMATION
Device
Nominal
Output Voltage
Marking
Package
Shipping
NCP511SN15T1
NCP511SN15T1G
1.5
1.5
LBU
LBU
NCP511SN15T1G
NCP511SN18T1
NCP511SN18T1G
1.5
1.8
1.8
LBU
LBV
LBV
NCP511SN18T1G
NCP511SN25T1
NCP511SN25T1G
1.8
2.5
2.5
LBV
LBW
LBW
NCP511SN25T1G
NCP511SN27T1
NCP511SN27T1G
2.5
2.7
2.7
LBW
LBX
LBX
TSOP 5
3000 Units/
NCP511SN27T1G
NCP511SN28T1
NCP511SN28T1G
2.7
2.8
2.8
LBX
LBY
LBY
TSOP-5
3000 Units/
7
Tape & Reel
NCP511SN30T1
NCP511SN30T1G
3.0
3.0
LBY
LBZ
LBZ
NCP511SN33T1
NCP511SN33T1G
3.3
3.3
LBZ
LCA
LCA
NCP511SN50T1
NCP511SN50T1G
5.0
5.0
LCB
LCB
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
NOTE:
Additional voltages in 100 mV steps are available upon request by contacting your ON Semiconductor representative.
NCP511
http://onsemi.com
11
PACKAGE DIMENSIONS
TSOP-5/SOT23-5/ SC59-5
SN SUFFIX
PLASTIC PACKAGE
CASE 483-02
ISSUE C
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES
LEAD FINISH THICKNESS. MINIMUM LEAD
THICKNESS IS THE MINIMUM THICKNESS
OF BASE MATERIAL.
4. A AND B DIMENSIONS DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
DIM
MIN
MAX
MIN
MAX
INCHES
MILLIMETERS
A
2.90
3.10 0.1142 0.1220
B
1.30
1.70 0.0512 0.0669
C
0.90
1.10 0.0354 0.0433
D
0.25
0.50 0.0098 0.0197
G
0.85
1.05 0.0335 0.0413
H
0.013
0.100 0.0005 0.0040
J
0.10
0.26 0.0040 0.0102
K
0.20
0.60 0.0079 0.0236
L
1.25
1.55 0.0493 0.0610
M
0
10
0
10
S
2.50
3.00 0.0985 0.1181
0.05 (0.002)
1
2
3
5
4
S
A
G
L
B
D
H
C
K
M
J
_
_
_
_
*For additional information on our Pb-Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
TSOP-5/THIN SOT23-5/SC59-5
0.7
0.028
1.0
0.039
mm
inches
SCALE 10:1
0.95
0.037
2.4
0.094
1.9
0.074
NCP511
http://onsemi.com
12
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850
NCP511/D
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
PDF 
ZIP