Semiconductor Components Industries, LLC, 2003
October, 2003 - Rev. 2
1
Publication Order Number:
NTB75N03R/D
NTB75N03R, NTP75N03R
Power MOSFET
75 Amps, 25 Volts
N-Channel D
2
PAK, TO-220
Features
Planar HD3e Process for Fast Switching Performance
Low R
DS(on)
to Minimize Conduction Loss
Low C
iss
to Minimize Driver Loss
Low Gate Charge
MAXIMUM RATINGS
(T
J
= 25
C Unless otherwise specified)
Parameter
Symbol
Value
Unit
Drain-to-Source Voltage
V
DSS
25
V
dc
Gate-to-Source Voltage - Continuous
V
GS
20
V
dc
Thermal Resistance - Junction-to-Case
Total Power Dissipation @ T
C
= 25
C
Drain Current
- Continuous @ T
C
= 25
C
- Single Pulse (t
p
= 10
m
s)
R
q
JC
P
D
I
D
I
DM
1.68
74.4
75
225
C/W
W
A
A
Thermal Resistance - Junction-to-Ambient
(Note 1)
Total Power Dissipation @ T
A
= 25
C
Drain Current - Continuous @ T
A
= 25
C
R
q
JA
P
D
I
D
60
2.08
12.6
C/W
W
A
Thermal Resistance - Junction-to-Ambient
(Note 2)
Total Power Dissipation @ T
A
= 25
C
Drain Current - Continuous @ T
A
= 25
C
R
q
JA
P
D
I
D
100
1.25
9.7
C/W
W
A
Operating and Storage Temperature Range
T
J
, T
stg
-55 to
150
C
Single Pulse Drain-to-Source Avalanche
Energy - Starting T
J
= 25
C
(V
DD
= 30 V
dc
, V
GS
= 10 V
dc
, I
L
= 12 A
pk
,
L = 1 mH, R
G
= 25
W
)
E
AS
71.7
mJ
Maximum Lead Temperature for Soldering
Purposes, 1/8
from Case for 10 Seconds
T
L
260
C
1. When surface mounted to an FR4 board using 1 inch pad size,
(Cu Area 1.127 in
2
).
2. When surface mounted to an FR4 board using minimum recommended pad
size, (Cu Area 0.412 in
2
).
http://onsemi.com
75 AMPERES
25 VOLTS
R
DS(on)
= 5.6 m
(Typ)
Device
Package
Shipping
ORDERING INFORMATION
NTP75N03R
TO-220AB
50 Units/Rail
TO-220AB
CASE 221A
STYLE 5
1
2
3
4
MARKING DIAGRAMS
& PIN ASSIGNMENTS
75N03
= Device Code
Y
= Year
WW
= Work Week
P75N03R
YWW
1
Gate
3
Source
4
Drain
2
Drain
YWW
1
Gate
3
Source
4
Drain
2
Drain
1
2
3
4
D
2
PAK
CASE 418AA
STYLE 2
NTB75N03R
D
2
PAK
50 Units/Rail
NTB75N03RT4
D
2
PAK
800/Tape & Reel
75N03R
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
NTB75N03R, NTP75N03R
http://onsemi.com
2
ELECTRICAL CHARACTERISTICS
(T
J
= 25
C Unless otherwise specified)
Characteristics
Symbol
Min
Typ
Max
Unit
OFF CHARACTERISTICS
Drain-to-Source Breakdown Voltage (Note 3)
(V
GS
= 0 V
dc
, I
D
= 250
m
A
dc
)
Temperature Coefficient (Positive)
V
(br)DSS
25
-
28
20.5
-
-
V
dc
mV/
C
Zero Gate Voltage Drain Current
(V
DS
= 20 V
dc
, V
GS
= 0 V
dc
)
(V
DS
= 20 V
dc
, V
GS
= 0 V
dc
, T
J
= 150
C)
I
DSS
-
-
-
-
1.0
10
m
A
dc
Gate-Body Leakage Current
(V
GS
=
20 V
dc
, V
DS
= 0 V
dc
)
I
GSS
-
-
100
nA
dc
ON CHARACTERISTICS (Note 3)
Gate Threshold Voltage (Note 3)
(V
DS
= V
GS
, I
D
= 250
m
A
dc
)
Threshold Temperature Coefficient (Negative)
V
GS(th)
1.0
-
1.5
4.0
2.0
-
V
dc
mV/
C
Static Drain-to-Source On-Resistance (Note 3)
(V
GS
= 4.5 V
dc
, I
D
= 20 A
dc
)
(V
GS
= 10 V
dc
, I
D
= 20 A
dc
)
R
DS(on)
-
-
8.1
5.6
13
8.0
m
W
Forward Transconductance (Note 3)
(V
DS
= 10 V
dc
, I
D
= 15 A
dc
)
g
FS
-
27
-
Mhos
DYNAMIC CHARACTERISTICS
Input Capacitance
C
iss
-
1333
-
pF
Output Capacitance
(V
DS
= 20 V
dc
, V
GS
= 0 V,
f = 1 MHz)
C
oss
-
600
-
Transfer Capacitance
f = 1 MHz)
C
rss
-
218
-
SWITCHING CHARACTERISTICS (Note 4)
Turn-On Delay Time
t
d(on)
-
6.9
-
ns
Rise Time
(V
GS
= 10 V
dc
, V
DD
= 10 V
dc
,
t
r
-
1.3
-
Turn-Off Delay Time
(V
GS
= 10 V
dc
, V
DD
= 10 V
dc
,
I
D
= 30 A
dc
, R
G
= 3
W
)
t
d(off)
-
18.4
-
Fall Time
t
f
-
5.5
-
Gate Charge
Q
T
-
13.2
-
nC
(V
GS
= 5 V
dc
, I
D
= 30 A
dc
,
V
DS
= 10 V
dc
) (Note 3)
Q
1
-
3.3
-
V
DS
= 10 V
dc
) (Note 3)
Q
2
-
6.2
-
SOURCE-DRAIN DIODE CHARACTERISTICS
Forward On-Voltage
V
SD
V
dc
Forward On-Voltage
(I
S
= 20 A
dc
, V
GS
= 0 V
dc
) (Note 3)
(I
20 A
V
0 V
T
125
C)
V
SD
-
0.86
0 73
1.2
V
dc
(
S
dc
,
GS
dc
) (
)
(I
S
= 20 A
dc
, V
GS
= 0 V
dc
, T
J
= 125
C)
-
0.73
-
Reverse Recovery Time
t
rr
-
15.6
-
ns
(I
S
= 35 A
dc
, V
GS
= 0 V
dc
,
t
a
-
13.8
-
(I
S
= 35 A
dc
, V
GS
= 0 V
dc
,
dI
S
/dt = 100 A/
m
s) (Note 3)
t
b
-
1.78
-
Reverse Recovery Stored Charge
Q
RR
-
0.004
-
m
C
3. Pulse Test: Pulse Width = 300
m
s, Duty Cycle = 2%.
4. Switching characteristics are independent of operating junction temperatures.
NTB75N03R, NTP75N03R
http://onsemi.com
3
10 V
0
0.018
60
40
0.014
0.006
0.002
20
100
0.022
140
1.6
1.2
1.4
1.0
0.8
0.6
10,000
100,000
0
10
40
4
2
V
DS
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
I
D
, DRAIN CURRENT (AMPS)
0
V
GS
, GATE-TO-SOURCE VOLTAGE (VOLTS)
Figure 1. On-Region Characteristics
Figure 2. Transfer Characteristics
I
D
, DRAIN CURRENT (AMPS)
0
0.018
60
40
0.010
0.006
0.002
20
80
Figure 3. On-Resistance versus Drain Current
and Temperature
I
D
, DRAIN CURRENT (AMPS)
Figure 4. On-Resistance versus Drain Current
and Temperature
I
D
, DRAIN CURRENT (AMPS)
R
DS(on)
, DRAIN-T
O-SOURCE RESIST
ANCE (
)
R
DS(on)
, DRAIN-T
O-SOURCE RESIST
ANCE (
)
Figure 5. On-Resistance Variation with
Temperature
T
J
, JUNCTION TEMPERATURE (
C)
Figure 6. Drain-to-Source Leakage Current
versus Voltage
V
DS
, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
R
DS(on)
, DRAIN-T
O-SOURCE RESIST
ANCE
(NORMALIZED)
I
DSS
, LEAKAGE (nA)
140
-50
50
25
0
-25
75
125
100
2
3
0
15
10
25
5
6
20
60
V
DS
10 V
T
J
= 25
C
T
J
= -55
C
T
J
= 125
C
T
J
= 150
C
V
GS
= 10 V
V
GS
= 4.5 V
150
V
GS
= 0 V
I
D
= 30 A
V
GS
= 10 V
80
0.022
V
GS
= 2.5 V
T
J
= 25
C
T
J
= -55
C
T
J
= 125
C
100
T
J
= 150
C
T
J
= 125
C
40
0
140
20
60
80
4
5
T
J
= 25
C
T
J
= -55
C
20
100
8 V
4 V
6 V
3.5 V
5 V
4.5 V
1.8
6
1000
8
100
120
3 V
1
0
100
120
T
J
= 150
C
120
140
0.014
T
J
= 125
C
80
0.010
120
NTB75N03R, NTP75N03R
http://onsemi.com
4
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals (
t)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because drain-gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (I
G(AV)
) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/I
G(AV)
During the rise and fall time interval when switching a
resistive load, V
GS
remains virtually constant at a level
known as the plateau voltage, V
SGP
. Therefore, rise and fall
times may be approximated by the following:
t
r
= Q
2
x R
G
/(V
GG
- V
GSP
)
t
f
= Q
2
x R
G
/V
GSP
where
V
GG
= the gate drive voltage, which varies from zero to V
GG
R
G
= the gate drive resistance
and Q
2
and V
GSP
are read from the gate charge curve.
During the turn-on and turn-off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
t
d(on)
= R
G
C
iss
In [V
GG
/(V
GG
- V
GSP
)]
t
d(off)
= R
G
C
iss
In (V
GG
/V
GSP
)
The capacitance (C
iss
) is read from the capacitance curve at
a voltage corresponding to the off-state condition when
calculating t
d(on)
and is read at a voltage corresponding to the
on-state when calculating t
d(off)
.
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
the parasitics were not present, the slope of the curves would
maintain a value of unity regardless of the switching speed.
The circuit used to obtain the data is constructed to minimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
C
rss
10
0
10
15
20
GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
C, CAP
ACIT
ANCE (pF)
Figure 7. Capacitance Variation
2400
800
0
V
GS
V
DS
1200
400
5
5
V
GS
= 0 V
V
DS
= 0 V
T
J
= 25
C
C
iss
C
oss
C
rss
C
iss
1600
2000
NTB75N03R, NTP75N03R
http://onsemi.com
5
V
GS
70
0
0
DRAIN-TO-SOURCE DIODE CHARACTERISTICS
V
SD
, SOURCE-TO-DRAIN VOLTAGE (VOLTS)
Figure 8. Gate-To-Source and Drain-To-Source
Voltage versus Total Charge
I S
, SOURCE CURRENT
(AMPS)
Figure 9. Resistive Switching Time
Variation versus Gate Resistance
R
G
, GATE RESISTANCE (OHMS)
1
10
100
1000
1
t, TIME
(ns)
V
GS
= 0 V
Figure 10. Diode Forward Voltage versus Current
V
GS
, GA
TE-T
O-SOURCE VOL
T
AGE (VOL
TS)
0
6
2
0
Q
G
, TOTAL GATE CHARGE (nC)
8
4
12
100
4
8
0.2
0.4
1.0
10
20
30
I
D
= 35 A
T
J
= 25
C
Q
2
Q
1
Q
T
t
r
t
d(off)
t
d(on)
t
f
10
V
DS
= 10 V
I
D
= 35 A
V
GS
= 10 V
0.6
0.8
16
40
60
50
T
J
= 150
C
T
J
= 25
C
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain-to-source voltage and
drain current that a transistor can handle safely when it is
forward biased. Curves are based upon maximum peak
junction temperature and a case temperature (T
C
) of 25
C.
Peak repetitive pulsed power limits are determined by using
the thermal response data in conjunction with the procedures
discussed in AN569, "Transient Thermal Resistance -
General Data and Its Use."
Switching between the off-state and the on-state may
traverse any load line provided neither rated peak current
(I
DM
) nor rated voltage (V
DSS
) is exceeded and the
transition time (t
r
,t
f
) do not exceed 10
s. In addition the total
power averaged over a complete switching cycle must not
exceed (T
J(MAX)
- T
C
)/(R
JC
).
A Power MOSFET designated E-FET can be safely used
in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance
dissipated in the transistor while in avalanche must be less
than the rated limit and adjusted for operating conditions
differing from those specified. Although industry practice is
to rate in terms of energy, avalanche energy capability is not
a constant. The energy rating decreases non-linearly with an
increase of peak current in avalanche and peak junction
temperature.
Although many E-FETs can withstand the stress of
drain-to-source avalanche at currents up to rated pulsed
current (I
DM
), the energy rating is specified at rated
continuous current (I
D
), in accordance with industry custom.
The energy rating must be derated for temperature as shown
in the accompanying graph (Figure 12). Maximum energy at
currents below rated continuous I
D
can safely be assumed to
equal the values indicated.
PDF 
ZIP