1
PS8558 08/08/01
1
2
3
VDD
4
CLK1
5
CLK0
6
CLK2
7
VDD
8
GND
9
GND
10
VDD
CLK8
GND
VDD
CLK6
GND
CLK5
20
CLK4
19
18
17
16
15
14
13
12
11
BUF_IN
GND
CLK3
CLK7
CLK9
Pin Configuration
Block Diagram
Product Features
High Frequency >150 MHz
High-speed, low-noise, non-inverting 1-10 buffer
Low-skew (<150ps) between any two output clocks
Low duty cycle distortion <300ps
Low propagation delay <3.5ns
Multiple V
DD
, GND pins for noise reduction
2.5V supply voltage
Available in SOIC, SSOP, and QSOP packages
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
1-10 Clock Buffer for
Networking Applications
PI49FCT20807
20-Pin
H, Q, S
Description
The PI49FCT20807, a 2.5V compatible, high-speed, low-noise 1-10
non-inverting clock buffer, is designed to target networking appli-
cations that require low-skew, low-jitter, and high-frequency clock
distribution. Providing output-to-output skew as low as 150ps, the
PI49FCT20807 is an ideal clock distribution device for synchronous
systems. Designing synchronous networking systems requires a
tight level of skew from a large number of outputs.
CLK9
CLK2
CLK1
CLK0
BUF_IN
CLK3
Product Pin Description
e
m
a
N
n
i
P
n
o
it
p
i
r
c
s
e
D
N
I
_
F
U
B
t
u
p
n
I
]
9
:
0
[
K
L
C
st
u
p
t
u
O
D
N
G
d
n
u
o
r
G
V
D
D
r
e
w
o
P
2
PS8558 08/08/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT20807
1-10 Clock Buffer for
Networking Applications
Storage Temperature ......................................................65C to +150C
V
DD
Voltage ......................................................................0.5V to +3.6V
Output Voltage
(4) ...................................................................
0.5V to V
DD
+0.5V
Input Voltage
(4) .......................................................................
0.5V to V
DD
+0.5V
DC Output Current ....................................................... 60mA to +60mA
Power Dissipation ........................................................................ 500mW
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those
indicated in the operational sections of this specification
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V
DD
= 2.5V, +25C ambient and maximum loading.
3. V
OH
= V
DD
0.6V at rated current.
4. This value is limited to 3.6V maximum.
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
H
G
I
H
t
u
p
n
I
)
s
n
i
P
t
u
p
n
I(
l
e
v
e
L
H
G
I
H
ci
g
o
L
d
e
e
t
n
a
r
a
u
G
7
.
1
V
V
L
I
e
g
a
tl
o
V
W
O
L
t
u
p
n
I
)
s
n
i
P
t
u
p
n
I(
l
e
v
e
L
W
O
L
ci
g
o
L
d
e
e
t
n
a
r
a
u
G
7
.
0
I
I
t
n
e
rr
u
C
t
u
p
n
I
V
D
D
V
,.
x
a
M
=
N
I
V
=
D
D
D
N
G
r
o
V
N
I
V
=
D
D
1
mA
V
K
I
e
g
a
tl
o
V
e
d
o
i
D
p
m
al
C
V
D
D
I
,.
n
i
M
=
N
I
A
m
8
1
=
7
.
0
1
V
V
H
O
e
g
a
tl
o
V
H
G
I
H
t
u
p
t
u
O
V
D
D
V
,.
n
i
M
=
N
I
V
=
H
I
V
r
o
L
I
I
H
O
A
m
1
=
2
I
H
O
A
m
8
=
8
.
1
)
3
(
V
L
O
e
g
a
tl
o
V
W
O
L
t
u
p
t
u
O
V
D
D
V
,.
n
i
M
=
N
I
V
=
H
I
V
r
o
L
I
I
L
O
A
m
1
=
4
.
0
I
L
O
A
m
8
=
6
.
0
DC Electrical Characteristics
(Over the Operating Range)
Operating Range
V
DD
Voltage ........................................................................... 2.5V 0.2V
Industrial Temperature .................................................... 40C to +85C
Input Frequency ............................................................. DC to 150 MHz
Capacitive Loading ............................................................. 10pF to 25pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V
DD
= 2.5V, +25C ambient.
3. Per TTL driven input (V
IN
= V
DD
0.6V); all other inputs at V
DD
or GND.
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
)
2
(
.
x
a
M
s
ti
n
U
I
Q
D
D
y
l
p
p
u
S
r
e
w
o
P
t
n
e
c
s
ei
u
Q
t
n
e
rr
u
C
V
D
D
.
x
a
M
=
V
N
I
V
r
o
D
N
G
=
D
D
1
.
0
0
2
A
I
D
D
r
e
p
t
n
e
rr
u
C
y
l
p
p
u
S
H
G
I
H
L
T
T
@
st
u
p
n
I
V
D
D
.
x
a
M
=
V
N
I
V
=
D
D
V
6
.
0
)
3
(
7
4
0
0
3
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
ci
m
a
n
y
D
)
1
h
p
a
r
G
e
e
S
(
V
D
D
&
F
p
5
1
,
V
7
.
2
=
d
a
o
l
m
h
o
-
3
3
z
H
M
0
5
1
6
3
1
A
m
Power Supply Characteristics
3
PS8558 08/08/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT20807
1-10 Clock Buffer for
Networking Applications
Capacitance
(T
A
= 25C, f = 1 MHz)
Note:
1. This parameter is determined by device characterization but is not production tested.
Graph 1. Dynamic Current vs. Clock Frequency
160
140
120
100
80
60
Clock Frequency [MHz]
Dynamic Current - I
DD
[mA]
40
20
0
0
50
100
150
200
Load = 15pF & 33 ohms
Load = 0
s
r
e
t
e
m
a
r
a
P
)
1
(
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
p
y
T
)
5
(
.
x
a
M
s
ti
n
U
C
N
I
e
c
n
a
ti
c
a
p
a
C
t
u
p
n
I
V
N
I
V
0
=
3
4
F
p
C
T
U
O
e
c
n
a
ti
c
a
p
a
C
t
u
p
t
u
O
V
T
U
O
V
0
=
6
Notes:
1. See test circuit and waveforms.
2. Skew measured at worse cast temperature (max. temp).
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
t
s
e
T
)
1
(
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
t
R
t/
F
V
7
.
1
~
V
7
.
0
e
m
i
T
ll
a
F
/
e
si
R
n
K
L
C
C
L
z
H
M
0
0
1
,
F
p
2
2
=
0
.
1
5
2
.
1
s
n
C
L
z
H
M
0
5
1
,
F
p
2
1
=
0
.
1
2
.
1
t
H
L
P
t
L
H
P
n
K
L
C
o
t
N
I
_
F
U
B
y
al
e
D
n
o
it
a
g
a
p
o
r
P
C
L
z
H
M
0
0
1
,
F
p
2
2
=
0
.
3
5
.
3
C
L
z
H
M
0
5
1
,
F
p
2
1
=
4
.
2
7
.
2
t
)
o
(
K
S
)
2
(
e
g
a
k
c
a
p
e
m
a
s
e
h
t
f
o
st
u
p
t
u
o
o
w
t
n
e
e
w
t
e
b
w
e
k
S
)
n
o
it
i
s
n
a
rt
e
m
a
s
(
C
L
z
H
M
0
0
1
,
F
p
2
2
=
0
0
1
0
5
1
s
p
C
L
z
H
M
0
5
1
,
F
p
2
1
=
0
0
1
0
5
1
t
)
p
(
K
S
)
2
(
t(
s
n
o
it
i
s
n
a
rt
e
ti
s
o
p
p
o
n
e
e
w
t
e
b
w
e
k
S
L
H
P
t
-
H
L
P
)
t
u
p
t
u
o
e
m
a
s
e
h
t
f
o
C
L
z
H
M
0
0
1
,
F
p
2
2
=
0
5
2
0
0
3
C
L
z
H
M
0
5
1
,
F
p
2
1
=
0
5
2
0
0
3
t
)t
(
K
S
)
2
(
e
g
a
k
c
a
p
t
n
e
r
e
ff
i
d
f
o
st
u
p
t
u
o
o
w
t
n
e
e
w
t
e
b
w
e
k
S
)
4
(
C
L
z
H
M
0
5
1
,
F
p
2
1
=
0
0
4
0
0
6
Switching Characteristics
(V
DD
= 2.5V 0.2V, T
A
= 85C)
Test Circuits for All Outputs
Definitions:
C
L
= Load capacitance: includes jig and probe capacitance.
Pulse
Generator
D.U.T.
V
IN
V
OUT
C
L
V
DD
4
PS8558 08/08/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT20807
1-10 Clock Buffer for
Networking Applications
Switching Waveforms
Propagation Delay
Package Skew t
SK(T)
Pulse Skew t
SK(P)
Output Skew t
SK(O)
Input
t
PLHx
2.5V
1.25V
0V
CLKx
V
OH
1.25V
V
OL
t
PHLx
t
SK(o)
CLKy
V
OH
1.25V
V
OL
t
SK(o)
t
PLHy
t
PHLy
t
SK(o)
= t
PLHy
t
PLHx
or t
PHLy
t
PHLx
Input
t
PLH1
2.5V
1.25V
0V
Package 1
Output
V
OH
1.25V
V
OL
t
PHL1
t
SK(t)
Package 2
Output
V
OH
1.25V
V
OL
t
SK(t)
t
PLH2
t
PHL2
t
SK(t)
=
J
PLH2
t
PLH1
or
J
PHL2
t
PHL1
Input
t
PLH
2.5V
1.25V
0V
Output
V
OH
1.25V
V
OL
t
PHL
1.7V
0.7V
t
R
t
F
Input
t
PLH
2.5V
1.25V
0V
Output
V
OH
1.25V
V
OL
t
PHL
t
SK(p)
= | t
PHL
t
PLH
|
SEATING
PLANE
.050
BSC
1
20
0-8
.2914
.2992
X.XX
X.XX
DENOTES CONTROLLING
DIMENSIONS IN MILLIMETERS
7.40
7.60
.496
.511
12.60
12.99
1.27
.0926
.1043
2.35
2.65
.394
.419
10.00
10.65
.0040
.0118
0.10
0.30
.013
.020
0.33
0.51
.010
.029
0.254
0.737
.0091
.0125
0.23
0.32
0.41
1.27
.016
.050
x 45
.020
.030
0.508
0.762
REF
20-Pin SOIC (S) Package
5
PS8558 08/08/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT20807
1-10 Clock Buffer for
Networking Applications
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
.272
.295
.078
.002
SEATING
PLANE
.0098
Max.
.0256
BSC
.022
.037
.004
.009
.291
.322
1
20
.197
.220
0.25
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
0.050
7.40
8.20
0.55
0.95
0.09
0.25
5.00
5.60
2.00
6.90
7.50
0.65
Max
Min
20-Pin SSOP (H) Package
20-Pin QSOP (Q) Package
e
d
o
C
g
n
i
r
e
d
r
O
e
p
y
T
e
g
a
k
c
a
P
e
g
n
a
R
g
n
it
a
r
e
p
O
S
7
0
8
0
2
T
C
F
9
4
I
P
C
I
O
S
e
d
i
w
li
m
0
0
3
n
i
p
-
0
2
l
ai
rt
s
u
d
n
I
Q
7
0
8
0
2
T
C
F
9
4
I
P
P
O
S
Q
e
d
i
w
li
m
0
5
1
n
i
p
-
0
2
H
7
0
8
0
2
T
C
F
9
4
I
P
P
O
S
S
e
d
i
w
li
m
9
0
2
n
i
p
-
0
2
Ordering Information
.337
.344
.053
.069
.004
.010
SEATING
PLANE
.025
BSC
.007
.010
.228
.244
.150
.157
1
20
.016
.050
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
0.635
8.56
8.74
1.35
1.75
5.79
6.19
0.41
1.27
0.101
0.254
.008
.012
0.203
0.305
3.81
3.99
0.178
0.254
.058
1.47
.015 x 45
0.38
REF
Detail A
Detail A
.008
0.20
MIN.
Guage Plane
.010
0.254
.041
1.04
REF
.016
.035
0.41
0.89
0-6
.008
.013
0.20
0.33
PDF 
ZIP