1
PS8330C 01/11/01
Product Features
Near zero propagation delay
5-Ohm switches connect inputs to outputs
Direct bus connection when switches are ON
Ultra Low Quiescent Power (0.2A Typical)
Ideally suited for notebook applications
Packages available:
8 pin 173 mil wide plastic TSSOP (L)
8 pin 118 mil wide plastic MSOP (U)
Logic Block Diagram
Truth Table
(1)
Product Description
Pericom Semiconductor's PI5C series of logic circuits are produced
using the Company's advanced submicron CMOS technology,
achieving industry leading performance.
PI5C3309 is a 3:1 Multiplexer/Demultiplexer with 3-State outputs.
Inputs can be connected to outputs with low ON resistance (5-ohm)
with no additional ground bounce noise or propagation delay.
Product Pin Configuration
Product Pin Description
Pin Name
Description
IAn
Data Inputs
S01
Select Inputs
YA
Data Output
GND
Ground
V
CC
Power
Note: 1. H = High Voltage Level
L = Low Voltage Level
t
c
e
l
e
S
S1
S0
A
Y
n
o
i
t
c
n
u
F
L
L
0
A
I
0
=
0
-
1
S
L
H
1
A
I
1
=
0
-
1
S
H
L
2
A
I
2
=
0
-
1
S
H
H
Z
-
i
H
3
=
0
-
1
S
IA
0
IA
1
IA
2
S
0
S
1
YA
PI5C3309
3:1 Mux/Demux Bus Switch
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
8-Pin
L, U
2
PS8330C 01/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI5C3309
3:1 Mux/Demux BusSwitch
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Note
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specifica-
tion isnot implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
DC Electrical Characteristics
(Over the Operating Range, T
A
= 40C to +85C, V
CC
= 5V 5%)
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
V
IH
Input HIGH Voltage
Guaranteed Logic HIGH Level
2.0
V
V
IL
Input LOW Voltage
Guaranteed Logic LOW Level
0.5
0.8
V
I
IH
Input HIGH Current
V
CC
= Max., V
IN
= V
CC
1
A
I
IL
Input LOW Current
V
CC
= Max., V
IN
= GND
1
A
I
OZH
High Impedance Output Current
0
I
N
, Y
N
V
CC
1
A
V
IK
Clamp Diode Voltage
V
CC
= Min., I
IN
= 18mA
0.7
1.2
V
I
OS
Short Circuit Current
(3)
I (Y) = 0V, Y (I) = V
CC
100
mA
V
H
Input Hysteresis at Control Pins
150
mV
R
ON
Switch On Resistance
(4)
V
CC
= Min., V
IN
= 0.0V,
I
ON
= 48mA
5
7
V
CC
= Min., V
IN
= 2.4V,
I
ON
= 15mA
10
15
Capacitance
(T
A
= 25C, f = 1 MHz)
Parameters
(5)
Description
Test Conditions
Typ
Units
C
IN
Input Capacitance
V
IN
= 0V
3
pF
C
OFF
I
A
Capacitance, Switch Off
V
IN
= 0V
4
pF
C
ON
I
A
Capacitance, Switch On
V
IN
= 0V
16
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, T
A
= 25C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Measured by the voltage drop between I and Y pin at indicated current through the switch. ON resistance is determined
by the lower of the voltages on the two (I,Y) pins.
5. This parameter is determined by device characterization but is not production tested.
Storage Temperature ............................................................. 65C to +150C
Ambient Temperature with Power Applied ............................. 40C to +85C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ....... 0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) .... 0.5V to +7.0V
DC Input Voltage ..................................................................... 0.5V to +7.0V
DC Output Current ............................................................................... 120mA
Power Dissipation ................................................................................... 0.5W
PI5C3309
3:1 Mux/Demux BusSwitch
3
PS8330C 01/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ
(2)
Max.
Units
I
CC
Quiescent Power
V
CC
= Max.
V
IN
= GND or V
CC
0.1
3.0
A
Supply Current
I
CC
Supply Current per
V
CC
= Max.
V
IN
= 3.4V
(3)
2.5
mA
Input @ TTL HIGH
I
CCD
Supply Current per
V
CC
= Max.,
0.25
mA/
Input per MHz
(4)
I and Y Pins Open
MHz
BE = GND
Control Input Toggling
50% Duty Cycle
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25C ambient.
3. Per TTL driven input (V
IN
= 3.4V, control inputs only); I and Y pins do not contribute to Icc.
4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified
frequency. The I and Y inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is
guaranteed by design.
Switching Characteristics over Operating Range
Notes:
1. See test circuit and waveforms.
2. This parameter is guaranteed but not tested on Propagation Delays.
3. The bus switch contributes no propagational delay other than the RC delay of the ON resistance of the switch and the load
capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF load. Since this time constant is much smaller
than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational
delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its
interaction with the load on the driven side.
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
s
r
e
t
e
m
a
r
a
P
n
o
i
t
p
i
r
c
s
e
D
s
n
o
i
t
i
d
n
o
C
9
0
3
3
C
5
I
P
s
t
i
n
U
m
o
C
.
n
i
M
.
x
a
M
t
Y
I
)
3
,
2
(
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
I
N
Y
o
t
N
C
L
F
p
0
5
=
R
L
0
0
5
=
5
2
.
0
s
n
t
Y
S
e
m
i
T
t
c
e
l
e
S
s
u
B
S
N
Y
o
t
N
5
.
0
6
.
6
t
H
Z
P
t
L
Z
P
e
m
i
T
e
l
b
a
n
E
s
u
B
S
N
Y
o
t
N
5
.
0
0
.
6
t
Z
H
P
t
Z
L
P
e
m
i
T
e
l
b
a
s
i
D
s
u
B
S
N
Y
o
t
N
5
.
0
0
.
6
t
r
a
P
e
g
a
k
c
a
P
-
n
i
P
e
r
u
t
a
r
e
p
m
e
T
L
9
0
3
3
C
5
I
P
)
L
(
P
O
S
S
T
-
8
C
5
8
+
o
t
C
0
4
X
U
9
0
3
3
C
5
I
P
)
U
(
P
O
S
M
-
8
Ordering Information
PDF 
ZIP