1
PS8326 09/14/98
Product Description
Pericom Semiconductors PI74VCX series of logic circuits are
produced in the Companys advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74VCX16373 is particularly suitable for implementing
buffer registers, I/O ports, bidirectional bus drivers, and working
registers. This device can be used as two 8-bit latches or one 16-
bit latch. When the Latch Enable (LE) input is HIGH, the Q
outputs follow the (D) inputs. When LE is taken LOW, the Q
outputs are latched at the levels set up at the D inputs.
A buffered Output Enable (OE) input can be used to place the eight
outputs in either a normal logic state (high or low logic levels) or
a high-impedance state in which the outputs neither load nor drive
the bus lines significantly. The high-impedance state and the
increased drive provide the capability to drive bus lines without
need for interface or pullup components. OE does not affect
internal operations of the latch. Old data can be retained or new
data can be entered while the outputs are in the high impedance
state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The PI74VCX family is I/O Tolerant, allowing it to operate in
mixed 1.8V/3.6V systems.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74VCX16373
16-Bit Transparent D-Type Latch
with 3-State Outputs
Logic Block Diagram
1LE
1Q1
1D
C1
1D1
To Seven Other Channels
1OE
1
48
47
2
2LE
2Q1
1D
C1
2D1
To Seven Other Channels
25
36
13
24
2OE
Product Features
The PI74VCX Family is designed for low voltage
operation, V
DD
= 1.8V to 3.6V
3.6V I/O Tolerant Inputs and Outputs
Supports Live Insertion
Balanced Drive, 24mA
Uses patented Noise Reduction Circuitry
Typical V
OLP
(Output Ground Bounce)
< 0.6V at V
DD
= 2.5V, T
A
= 25C
Typical V
OHV
(Output V
OH
Undershoot)
< -0.6V at V
DD
= 2.5V, T
A
= 25C
Power-Off high impedance inputs and outputs
Industrial operation at 40C to +85C
Packages available:
48-pin 240 mil. wide plastic TSSOP (A)
48-pin 300 mil. wide plastic SSOP (V)
2
PS8326 09/14/98
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
st
u
p
n
I
st
u
p
t
u
O
E
O
E
L
D
Q
L
H
H
H
L
H
L
L
L
L
X
0
Q
H
X
X
Z
Product Pin Description
Truth Table
(1)
Notes:
1.
H = High Signal Level
L = Low Signal Level
X = Don't Care or Irrelevant
Z = High Impedance
Product Pin Configuration
1OE
1Q1
1Q2
GND
1Q3
1Q4
VCC
1Q5
1Q6
GND
1Q7
1Q8
2Q1
2Q2
GND
2Q3
2Q4
VCC
2Q5
2Q6
GND
2Q7
2Q8
2OE
1
2
3
4
5
6
7
8
9
48
10
47
11
46
12
45
13
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
32
31
30
29
28
27
26
25
1LE
1D1
1D2
GND
1D3
1D4
VCC
1D5
1D6
GND
1D7
1D8
2D1
2D2
GND
2D3
2D4
VCC
2D5
2D6
GND
2D7
2D8
2LE
48-PIN
A48
V48
Pin Name
Description
OE
Output Enable Input (Active LOW)
LE
Latch Enable (Active HIGH)
Dx
Data Inputs
Qx
3-State Outputs
GND
Ground
V
CC
Power
3
PS8326 09/14/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
Recommended Operating Conditions
(2)
Notes:
1. Absolute maximum of I
O
must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3. As measured between 0.8V and 2.0V, V
DD
= 3.0V.
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
.
n
i
M
.
x
a
M
s
ti
n
U
V
D
D
e
g
a
tl
o
v
y
l
p
p
u
S
g
n
it
a
r
e
p
O
8
.
1
6
.
3
V
y
l
n
O
n
o
it
n
e
t
e
R
a
t
a
D
2
.
1
6
.
3
V
H
I
e
g
a
tl
o
v
t
u
p
n
i
l
e
v
el
-
h
g
i
H
V
D
D
V
6
.
3
o
t
V
7
.
2
=
0
.
2
V
L
I
e
g
a
tl
o
v
t
u
p
n
i
l
e
v
el
-
w
o
L
V
D
D
V
6
.
3
o
t
V
7
.
2
=
8
.
0
V
I
e
g
a
tl
o
v
t
u
p
n
I
3
.
0
-
6
.
3
V
O
e
g
a
tl
o
v
t
u
p
t
u
O
e
t
a
t
S
e
v
it
c
A
0
V
D
D
e
t
a
t
S
ff
O
0
6
.
3
I
n
i
t
n
e
rr
u
c
t
u
p
t
u
O
H
O
I/
L
O
V
D
D
V
6
.
3
o
t
V
0
.
3
=
V
D
D
V
7
.
2
o
t
V
3
.
2
=
V
D
D
V
8
.
1
=
4
2
8
1
6
A
m
D /tDv
e
t
a
r
ll
a
f
r
o
e
si
r
n
o
it
si
s
n
a
rt
t
u
p
n
I
)
3
(
0
0
1
V
/
s
n
T
A
e
r
u
t
a
r
e
p
m
e
t
ri
a
-
e
e
rf
g
n
it
a
r
e
p
O
- 0
4
5
8
C
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the
device at these or any other conditions above those indi-
cated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions
f
o
r
extended periods may affect reliability.
Supply Voltage Range, V
DD ................................................
0.5V to 4.6V
Input Voltage Range, V
I .........................................................
-0.5V to 4.6V
Output Voltage Range, V
O
(3-Stated) .......................... -0.5V to 4.6V
Output Voltage Range, V
O
(1)
(Active) ............ 0.5V to V
DD
+ 0.5V
DC Input Diode Current (I
IK
) V
I
< 0V .................................... -50mA
DC Output Diode Current (I
OK
)
V
O
< 0V ................................................................................ -50mA
V
O
> V
DD ............................................................................................
-50mA
DC Output Source/Sink Current (I
OH
/I
OL
) ............................ 50mA
DC V
DD
or GND Current per Supply Pin (I
CC
or GND) .... 100mA
Storage Temperature Range, T
STG
............................ 65
C to150
C
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
4
PS8326 09/14/98
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
V
D
D
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
H
G
I
H
6
.
3
-
7
.
2
0
.
2
V
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
W
O
L
8
.
0
V
H
O
t
u
p
t
u
O
l
e
v
e
L
H
G
I
H
e
g
a
tl
o
V
I
H
O
= - 0
0
1 mA
V
D
D
2
.
0
-
I
H
O
= -
A
m
2
1
7
.
2
2
.
2
I
H
O
= -
A
m
8
1
0
.
3
4
.
2
I
H
O
= -
A
m
4
2
2
.
2
V
L
O
t
u
p
t
u
O
l
e
v
e
L
W
O
L
e
g
a
tl
o
V
I
L
O
0
0
1
=
mA
6
.
3
-
7
.
2
2
.
0
I
L
O
A
m
2
1
=
7
.
2
4
.
0
I
L
O
A
m
8
1
=
0
.
3
4
.
0
I
L
O
A
m
4
2
=
5
.
0
I
I
t
n
e
rr
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
I
V
,
V
0
.
0
=
1
V
6
.
3
=
6
.
3
0
.
5
mA
I
Z
O
e
g
a
k
a
e
L
t
u
p
t
u
O
E
T
A
T
S
-
3
0 V
O
V
6
.
3
V
I
V
=
H
I
V
r
o
L
I
6
.
3
-
7
.
2
0
1
I
F
F
O
e
g
a
k
a
e
L
F
F
O
-r
e
w
o
P
t
n
e
rr
u
C
0 V
(
I
V
,
O
)
V
6
.
3
0
0
1
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
t
n
e
c
s
ei
u
Q
V
I
V
=
D
D
D
N
G
o
t
6
.
3
-
7
.
2
0
2
V
D
D
V
(
I
V
,
O
)
V
6
.
3
0
2
DI
D
D
I
n
i
e
s
a
e
r
c
n
I
D
D
t
u
p
n
i
r
e
p
V
H
I
V
=
D
D
,
V
6
.
0
-
V
t
a
st
u
p
n
i
r
e
h
t
O
D
D
D
N
G
r
o
0
5
7
Electrical Characteristics over Recommended Operating Free-Air Temperature Range
(unless otherwise noted)
DC Characteristics (2.7V < V
DD
3.6V)
5
PS8326 09/14/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
DC Characteristics (2.3V
V
DD
2.7V)
DC Characteristics (1.8V
V
DD
2.3V)
Note:
1. Not guaranteed
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
V
D
D
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
H
G
I
H
7
.
2
-
3
.
2
6
.
1
V
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
W
O
L
7
.
0
V
H
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
H
G
I
H
I
H
O
0
0
1
-
=
mA
V
D
D
2
.
0
-
I
H
O
A
m
6
-
=
3
.
2
0
.
2
I
H
O
A
m
2
1
-
=
8
.
1
I
H
O
A
m
8
1
-
=
7
.
1
V
L
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
W
O
L
I
L
O
0
0
1
=
mA
7
.
2
-
3
.
2
2
.
0
I
L
O
A
m
2
1
=
3
.
2
4
.
0
I
L
O
A
m
8
1
=
4
.
0
I
I
t
n
e
rr
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
1
V
,
V
0
.
0
=
1
V
7
.
2
=
7
.
2
0
.
5
mA
I
Z
O
e
g
a
k
a
e
L
t
u
p
t
u
O
E
T
A
T
S
-
3
0 V
O
V
6
.
3
V
I
V
=
H
I
V
r
o
L
I
7
.
2
-
3
.
2
0
1
I
F
F
O
t
n
e
rr
u
C
e
g
a
k
a
e
L
F
F
O
-r
e
w
o
P
0 V
(
I
V
,
O
)
V
6
.
3
0
0
1
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
t
n
e
c
s
ei
u
Q
V
I
V
=
D
D
D
N
G
r
o
7
.
2
-
3
.
2
0
2
V
D
D
V
(
I
V
,
O
)
V
6
.
3
0
2
s
r
e
t
e
m
a
r
a
P
n
o
it
p
i
r
c
s
e
D
s
n
o
it
i
d
n
o
C
V
D
D
.
n
i
M
.
p
y
T
.
x
a
M
s
ti
n
U
V
H
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
H
G
I
H
3
.
2
-
8
.
1
x
7
.
0
V
D
D
V
V
L
I
e
g
a
tl
o
V
t
u
p
n
I
l
e
v
e
L
W
O
L
V
x
2
.
0
D
D
V
H
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
H
G
I
H
I
H
O
0
0
1
-
=
mA
8
.
1
V
D
D
2
.
0
-
I
H
O
A
m
6
-
=
4
.
1
V
L
O
e
g
a
tl
o
V
t
u
p
t
u
O
l
e
v
e
L
W
O
L
I
L
O
0
0
1
=
mA
2
.
0
I
L
O
A
m
6
=
3
.
0
I
I
t
n
e
rr
u
C
e
g
a
k
a
e
L
t
u
p
n
I
V
1
V
,
V
0
.
0
=
1
V
8
.
1
=
0
.
5
mA
I
Z
O
e
g
a
k
a
e
L
t
u
p
t
u
O
E
T
A
T
S
-
3
0 V
O
V
6
.
3
V
I
V
=
H
I
V
r
o
L
I
0
1
I
F
F
O
t
n
e
rr
u
C
e
g
a
k
a
e
L
F
F
O
-r
e
w
o
P
0 V
(
I
V
,
O
)
V
6
.
3
0
0
1
I
D
D
t
n
e
rr
u
C
y
l
p
p
u
S
t
n
e
c
s
ei
u
Q
V
I
V
=
D
D
D
N
G
r
o
8
.
1
0
2
V
D
D
V
(
I
V
,
O
)
V
6
.
3
8
.
1
0
2
6
PS8326 09/14/98
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Dynamic Switching Characteristics
AC Electrical Characteristics
Notes:
1. For C
L
=
50pF add approximatly 300ps to AC maximum specification.
2. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate
outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH
or LOW (t
OSHL
)
or LOW to HIGH (t
OSLH
).
AC Setup Requirements
Capacitance
l
o
b
m
y
S
s
r
e
t
e
m
a
r
a
P
T
A
C
,
C
5
8
+
o
t
C
0
4
-
=
L
R
,
F
p
0
3
=
L
0
0
5
=
s
ti
n
U
V
D
D
V
3
.
0
V
3
.
3
=
V
D
D
V
2
.
0
V
5
.
2
=
V
D
D
V
8
.
1
=
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
.
n
i
M
.
x
a
M
t
,
H
L
P
t
L
H
P
Q
O
T
D
,y
al
e
D
p
o
r
P
8
.
0
0
.
3
0
.
1
4
.
3
5
.
1
0
.
6
s
n
t
,
H
L
P
t
L
H
P
Q
o
t
E
L
,y
al
e
D
p
o
r
P
8
.
0
0
.
3
0
.
1
9
.
3
5
.
1
0
.
6
t
H
Z
P
t
,
L
Z
P
e
m
i
T
el
b
a
n
E
t
u
p
t
u
O
8
.
0
5
.
3
0
.
1
6
.
4
5
.
1
0
.
7
t
Z
H
P
t
,
Z
L
P
e
m
i
T
el
b
a
si
D
t
u
p
t
u
O
8
.
0
5
.
3
0
.
1
8
.
3
5
.
1
0
.
5
t
,
L
H
S
O
t
H
L
S
O
w
e
k
S
t
u
p
t
u
O
o
t
t
u
p
t
u
O
)
2
(
5
.
0
5
.
0
5
.
0
l
o
b
m
y
S
s
r
e
t
e
m
a
r
a
P
T
A
C
,
C
5
8
+
o
t
C
0
4
-
=
L
R
,
F
p
0
3
=
L
0
0
5
=
V
D
D
V
3
.
0
V
3
.
3
=
V
D
D
V
2
.
0
V
5
.
2
=
V
D
D
V
8
.
1
=
s
ti
n
U
.
n
i
M
.
p
y
T
.
n
i
M
.
p
y
T
.
n
i
M
.
p
y
T
t
U
S
E
L
o
t
D
,
e
m
i
T
p
u
t
e
S
5
.
1
5
.
1
5
.
2
s
n
t
H
E
L
o
t
D
,
e
m
i
T
d
l
o
H
0
.
1
0
.
1
0
.
1
t
W
h
g
i
H
,
h
t
d
i
W
e
sl
u
P
E
L
5
.
1
5
.
1
0
.
3
l
o
b
m
y
S
s
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
T
A
l
a
c
i
p
y
T
C
5
2
+
=
s
ti
n
U
C
N
I
e
c
n
a
ti
c
a
p
a
C
t
u
p
n
I
V
D
D
V
,
V
3
.
3
r
o
V
5
.
2
,
8
.
1
=
I
V
r
o
V
0
=
D
D
6
F
p
C
T
U
O
e
c
n
a
ti
c
a
p
a
C
t
u
p
t
u
O
V
I
V
r
o
V
0
=
D
D
V
,
D
D
V
3
.
3
r
o
V
5
.
2
,
V
8
.
1
=
7
C
D
P
n
o
it
a
p
i
s
si
D
r
e
w
o
P
e
c
n
a
ti
c
a
p
a
C
V
I
V
r
o
V
0
=
D
D
z
H
M
0
1
=
F
,
V
D
D
V
3
.
3
r
o
V
5
.
2
,
V
8
.
1
=
0
2
l
o
b
m
y
S
s
r
e
t
e
m
a
r
a
P
s
n
o
it
i
d
n
o
C
V
D
D
T
A
l
a
c
i
p
y
T
C
5
2
+
=
s
ti
n
U
V
P
L
O
V
k
a
e
P
ci
m
a
n
y
D
t
u
p
t
u
O
t
ei
u
Q
L
O
C
L
V
,
F
p
0
5
=
H
I
V
=
D
D
V
,
L
I
V
0
=
8
.
1
5
.
2
3
.
3
5
2
.
0
6
.
0
8
.
0
V
V
P
L
O
V
y
el
l
a
V
ci
m
a
n
y
D
t
u
p
t
u
O
t
ei
u
Q
L
O
C
L
V
,
F
p
0
5
=
H
I
V
=
D
D
V
,
L
I
V
0
=
8
.
1
5
.
2
3
.
3
5
2
.
0
-
6
.
0
-
8
.
0
-
V
P
L
O
V
y
el
l
a
V
ci
m
a
n
y
D
t
u
p
t
u
O
t
ei
u
Q
H
O
C
L
V
,
F
p
0
5
=
H
I
V
=
D
D
V
,
L
I
V
0
=
8
.
1
5
.
2
3
.
3
5
.
1
9
.
1
2
.
2
7
PS8326 09/14/98
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI74VCX16373
16-Bit Transparent D-Type Latch with 3-State Outputs
Test Circuits and Switching Waveforms
Parameter Measurement Information (V
DD
= 1.8V - 3.6V)
Setup, Hold, and Release Timing
Pulse Width
Switch Position
Propagaton Delay
Enable Disable Timing
Data
Input
t
H
V
DD
t
SU
0V
Timing
Input
V
DD
0V
V
DD/2
V
DD/2
Low-High-Low
Pulse
t
W
High-Low-High
Pulse
V
DD
0V
V
DD
0V
V
DD/2
V
DD/2
Input
Opposite Phase
Input Transition
t
PLH
t
PHL
t
PLH
t
PHL
V
DD
0V
V
DD
V
OL
V
DD
0V
Output
V
DD/2
V
DD/2
V
DD/2
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
Output
Control
(Active LOW)
Output
Waveform 2
S1 at GND
(see Note B)
t
PZL
t
PLZ
V
DD
0V
V
DD
V
OL
0V
Output
Waveform 1
S1 at 2xV
DD
(see Note B)
+0.15V
-0.15V
V
OH
V
DD
t
PHZ
t
PZH
V
DD/2
V
DD/2
V
DD
/2
C
L
R
1
500
30pF
From Output
Under Test
GND
2 x V
DD
Open
(See Note A)
R
L
500
t
s
e
T
1
S
t
D
P
n
e
p
O
t
Z
L
P
t/
L
Z
P
V
x
2
D
D
t
Z
H
P
t/
H
Z
P
D
N
G
Notes:
A. C
L
includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that
the output is LOW except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that
the output is HIGH except when disabled by the output
control.
C. All input pulses are supplied by generators having the follow
ing characteristics:
P
RR
10 MHz, Z
O
= 50
,
t
R
2ns,
t
F
2ns,
measured from 10% to 90%, unless otherwise specified.
D. The outputs are measured one at a time with one transition per
measurement.
PDF 
ZIP