ChipFind - документация

Электронный компонент: 74ALVC16834A

Скачать:  PDF   ZIP
Philips
Semiconductors
74ALVC16834A
18-bit registered driver with
inverted register enable (3-State)
Product specification
Replaces datasheet 74ALVC16834 of 2000 Jan 04
IC24 Data Handbook
2000 Mar 14
INTEGRATED CIRCUITS
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2
2000 Mar 14
8532192 23314
FEATURES
Wide supply voltage range of 1.2 V to 3.6 V
Complies with JEDEC standard no. 8-1A.
CMOS low power consumption
Direct interface with TTL levels
Current drive
24 mA at 3.0 V
MULTIBYTE
TM
flow-through standard pin-out architecture
Low inductance multiple V
CC
and GND pins for minimum noise
and ground bounce
Output drive capability 50
transmission lines @ 85
C
Input diodes to accommodate strong drivers
DESCRIPTION
The 74ALVC16834A is an 18-bit registered driver. Data flow is
controlled by active low output enable (OE), active low latch enable
(LE) and clock inputs (CP).
When LE is LOW, the A to Y data flow is transparent. When LE is
HIGH and CP is held at LOW or HIGH, the data is latched; on the
LOW to HIGH transient of CP the A-data is stored in the
latch/flip-flop.
When OE is LOW the outputs are active. When OE is HIGH, the
outputs go to the high impedance OFF-state. Operation of the OE
input does not affect the state of the latch/flip-flop.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
NC
NC
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
GND
V
CC
GND
Y
7
Y
8
Y
9
Y
10
Y
11
Y
12
GND
Y
13
Y
14
Y
15
V
CC
Y
16
Y
17
GND
Y
18
OE
LE
GND
NC
A
1
GND
A
2
A
3
V
CC
A
4
A
5
A
6
GND
A
7
A
8
A
9
A
10
A
11
A
12
GND
A
13
A
14
A
15
V
CC
A
16
A
17
GND
A
18
CP
GND
SH00194
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
An to Yn;
LE to Yn;
CP to Yn
V
CC
= 3.3 V, C
L
= 50 pF
2.3
2.6
2.5
ns
f
max
Maximum clock frequency
V
CC
= 3.3 V, C
L
= 50 pF
350
MHz
C
I
Input capacitance
4.0
pF
C
I/O
Input/Output capacitance
8.0
pF
C
Power dissipation capacitance per buffer
V = GND to V
CC
1
transparent mode
Output enabled
Output disabled
13
3
pF
C
PD
Power dissipation capacitance per buffer
V
I
= GND to V
CC
1
Clocked mode
Output enabled
Output disabled
22
15
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W):
P
D
= C
PD
V
CC
2
f
i
+
S
(C
L
V
CC
2
f
o
) where: f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
S
(C
L
V
CC
2
f
o
) = sum of outputs.
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
3
ORDERING INFORMATION
PACKAGES
TEMPERATURE
RANGE
ORDER CODE
DRAWING
NUMBER
56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II
40
C to +85
C
74ALVC16834A DGG
SOT364-1
PIN DESCRIPTION
PIN NUMBER
SYMBOL
NAME AND FUNCTION
1, 2, 55
NC
No connection
3, 5, 6, 8, 9, 10, 12, 13,
14, 15, 16, 17, 19, 20,
21, 23, 24, 26
Y
1
to Y
18
Data outputs
4, 11, 18, 25, 32, 39, 46,
53, 56
GND
Ground (0 V)
7, 22, 35, 50
V
CC
Positive supply voltage
27
OE
Output enable input
(active LOW)
28
LE
Latch enable input
(active LOW)
30
CP
Clock input
54, 52, 51, 49, 48, 47,
45, 44, 43, 42, 41, 40,
38, 37, 36, 34, 33, 31
A
1
to A
18
Data inputs
LOGIC SYMBOL
SH00202
CP
LE
D
OE
LE
A
1
Y
1
TO THE 17 OTHER CHANNELS
CP
TYPICAL INPUT (DATA OR CONTROL)
SH00200
A1
V
CC
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
4
LOGIC SYMBOL (IEEE/IEC)
1
1
30
28
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
3D
27
2C3
EN1
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
OE
CP
Y
1
Y
2
Y
3
Y
4
Y
5
Y
6
Y
7
Y
8
Y
9
Y
10
Y
11
Y
12
Y
13
Y
14
Y
15
Y
16
Y
17
Y
18
LE
C3
G2
SH00196
FUNCTION TABLE
INPUTS
OUTPUTS
OE
LE
CP
A
OUTPUTS
H
X
X
X
Z
L
L
X
L
L
L
L
X
H
H
L
H
L
L
L
H
H
H
L
H
H
X
Y
0
1
L
H
L
X
Y
0
2
H
=
HIGH voltage level
L
=
LOW voltage level
X
=
Don't care
Z
=
High impedance "off" state
=
LOW-to-HIGH level transition
NOTES:
1. Output level before the indicated steady-state input conditions
were established, provided that CP is high before LE goes low.
2. Output level before the indicated steady-state input conditions
were established.
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
5
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
MIN
MAX
UNIT
DC supply voltage 2.5 V range (for max. speed
performance @ 30 pF output load)
2.3
2.7
V
CC
DC supply voltage 3.3 V range (for max. speed
performance @ 50 pF output load)
3.0
3.6
V
DC supply voltage (for low-voltage applications)
1.2
3.6
V
I
DC Input voltage range
0
V
CC
V
V
O
DC output voltage range
0
V
CC
V
T
amb
Operating free-air temperature range
40
+85
C
t
r
, t
f
Input rise and fall times
V
CC
= 2.3 to 3.0 V
V
CC
= 3.0 to 3.6 V
0
0
20
10
ns/V
ABSOLUTE MAXIMUM RATINGS
In accordance with the Absolute Maximum Rating System (IEC 134).
Voltages are referenced to GND (ground = 0 V).
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
CC
DC supply voltage
0.5 to +4.6
V
I
IK
DC input diode current
V
I
t
0
50
mA
V
DC input voltage
For control pins
1
0.5 to +4.6
V
V
I
DC input voltage
For data inputs
1
0.5 to V
CC
+0.5
V
I
OK
DC output diode current
V
O
u
V
CC
or V
O
t
0
"
50
mA
V
O
DC output voltage
Note 1
0.5 to V
CC
+0.5
V
I
O
DC output source or sink current
V
O
= 0 to V
CC
"
50
mA
I
GND
, I
CC
DC V
CC
or GND current
"
100
mA
T
stg
Storage temperature range
65 to +150
C
P
TOT
Power dissipation per package
plastic thin-medium-shrink (TSSOP)
For temperature range: 40 to +125
C
above +55
C derate linearly with 8 mW/K
600
mW
NOTE:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
6
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40
C to +85
C
UNIT
MIN
TYP
1
MAX
V
HIGH level Input voltage
V
CC
= 2.3 to 2.7 V
1.7
1.2
V
V
IH
HIGH level Input voltage
V
CC
= 2.7 to 3.6 V
2.0
1.5
V
V
LOW level Input voltage
V
CC
= 2.3 to 2.7 V
1.2
0.7
V
V
IL
LOW level Input voltage
V
CC
= 2.7 to 3.6 V
1.5
0.8
V
V
CC
= 2.3 to 3.6 V; V
I
= V
IH
or V
IL
;
V
CC
0 2
V
CC
CC
I
IH
IL
I
O
= 100
A
V
CC
*
0.2
V
CC
V
CC
= 2.3 V; V
I
= V
IH
or V
IL
; I
O
= 6 mA
V
CC
*
0.3
V
CC
*
0.08
V
OH
HIGH level output voltage
V
CC
= 2.3 V; V
I
= V
IH
or V
IL
; I
O
= 12 mA
V
CC
*
0.6
V
CC
*
0.26
V
OH
g
V
CC
= 2.7 V; V
I
= V
IH
or V
IL
; I
O
= 12 mA
V
CC
*
0.5
V
CC
*
0.14
V
CC
= 3.0 V; V
I
= V
IH
or V
IL
; I
O
= 12 mA
V
CC
*
0.6
V
CC
*
0.09
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 24 mA
V
CC
*
1.0
V
CC
*
0.28
V
CC
= 2 3 to 3 6V; V = V
or V ; I
O
= 100
A
GND
0 20
V
V
CC
= 2.3 to 3.6V; V
I
= V
IH
or V
IL
; I
O
= 100
A
GND
0.20
V
V
CC
= 2.3 V; V
I
= V
IH
or V
IL
; I
O
= 6 mA
0.07
0.40
V
V
OL
LOW level output voltage
V
CC
= 2.3 V; V
I
= V
IH
or V
IL
; I
O
= 12 mA
0.15
0.70
V
CC
= 2.7 V; V
I
= V
IH
or V
IL
; I
O
= 12 mA
0.14
0.40
V
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 24 mA
0.27
0.55
V
CC
= 2 3 to 3 6 V;
I
I
Input leakage current
V
CC
= 2.3 to 3.6 V;
V
V
or GND
0.1
5
A
I
g
V
I
= V
CC
or GND
I
OZ
3-State output OFF-state current
V
CC
= 2.3 to 3.6 V; V
I
= V
IH
or V
IL
;
V
O
= V
CC
or GND
0.1
10
A
I
CC
Quiescent supply current
V
CC
= 2.3 to 3.6 V; V
I
= V
CC
or GND; I
O
= 0
0.2
40
A
I
CC
Additional quiescent supply current
V
CC
= 2.3 V to 3.6 V; V
I
= V
CC
0.6 V; I
O
= 0
150
750
A
NOTE:
1. All typical values are at T
amb
= 25
C.
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
7
AC CHARACTERISTICS FOR V
CC
= 2.3 V TO 2.7 V RANGE
GND = 0 V; t
r
= t
f
2.0 ns; C
L
= 30 pF
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.3 to 2.7 V
UNIT
MIN
TYP
1
MAX
Propagation delay
An to Yn
1, 7
1.0
2.4
4.2
t
PHL
/t
PLH
Propagation delay
LE to Yn
2, 7
1.0
2.8
5.0
ns
Propagation delay
CP to Yn
4, 7
1.0
2.8
5.0
t
PZH
/t
PZL
3-State output enable time
OE to Yn
6, 7
1.0
2.2
4.0
ns
t
PHZ
/t
PLZ
3-State output disable time
OE to Yn
6, 7
1.0
2.0
ns
t
CP pulse width HIGH or LOW
4, 7
2.0
ns
t
W
LE pulse width HIGH
2, 7
2.0
ns
t
S
Set-up time An to CP
5, 7
1.0
ns
t
SU
Set-up time An to LE
3, 7
1.5
ns
t
Hold time An to CP
5, 7
0.6
0.2
ns
t
h
Hold time An to LE
3, 7
1.4
0.4
ns
f
max
Maximum clock pulse frequency
4, 7
150
300
MHz
NOTE:
1. All typical values are at V
CC
= 3.3 V and T
amb
= 25
C.
AC CHARACTERISTICS FOR V
CC
= 3.0 V TO 3.6 V RANGE AND V
CC
= 2.7 V
GND = 0 V; t
r
= t
f
2.5 ns; C
L
= 50 pF
LIMITS
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3
0.3 V
V
CC
= 2.7 V
UNIT
MIN
TYP
1, 2
MAX
MIN
TYP
1
MAX
Propagation delay
An to Yn
1, 7
1.0
2.3
3.6
1.0
2.7
4.0
t
PHL
/t
PLH
Propagation delay
LE to Yn
2, 7
1.0
2.6
4.5
1.0
2.8
5.2
ns
Propagation delay
CP to Yn
4, 7
1.0
2.5
4.2
1.0
2.7
4.9
t
PZH
/t
PZL
3-State output enable time
OE to Yn
6, 7
1.0
2.3
4.4
1.0
3.0
5.4
ns
t
PHZ
/t
PLZ
3-State output disable time
OE to Yn
6, 7
1.0
2.8
4.1
1.0
3.1
4.6
ns
t
CP pulse width HIGH or LOW
4, 7
2.0
2.0
ns
t
W
LE pulse width HIGH
2, 7
2.0
2.0
ns
t
S
Set-up time An to CP
5, 7
1.0
1.0
ns
t
SU
Set-up time An to LE
3, 7
1.5
1.5
ns
t
Hold time An to CP
5, 7
0.9
0.3
0.6
0.3
ns
t
h
Hold time An to LE
3, 7
1.4
0.3
1.7
0.4
ns
f
max
Maximum clock pulse frequency
4, 7
150
300
200
350
MHz
NOTES:
1. All typical values are measured T
amb
= 25
C.
2. Typical value is measured at V
CC
= 3.3 V
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
8
AC WAVEFORMS FOR V
CC
= 3.0 V TO 3.6 V AND
V
CC
= 2.7 V RANGE
V
M
= 1.5 V
CC
V
X
= V
OL
+ 0.3 V
V
Y
= V
OH
0.3 V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
V
I
= 2.7 V
AC WAVEFORMS FOR V
CC
= 2.3 V TO 2.7 V AND
V
CC
< 2.3 V RANGE
V
M
= 0.5 V
V
X
= V
OL
+ 0.15 V
V
Y
= V
OH
0.15 V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
V
I
= V
CC
A
n
INPUT
t
PHL
t
PLH
V
OL
V
I
GND
V
OH
Y
n
OUTPUT
SH00132
V
M
V
M
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 1. Input (An) to output (Yn) propagation delay
LE INPUT
Yn OUTPUT
V
I
GND
V
OH
V
OL
t
PHL
t
PLH
t
W
V
M
V
M
V
M
SH00165
NOTE: V
M
= 0.5 V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 2. Latch enable input (LE) pulse width,
the latch enable input to output (Yn) propagation delays.
An
INPUT
LE
INPUT
t
SU
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
t
SU
th
V
I
GND
V
I
GND
V
M
V
M
SH00166
V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 3. Data set-up and hold times
for the An input to the LE input
CP INPUT
Yn OUTPUT
V
I
GND
V
OH
V
OL
t
PHL
t
PLH
t
W
1/f
MAX
SH00135
V
M
V
M
V
M
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 4. The clock (CP) to Yn propagation delays,
the clock pulse width and the maximum clock frequency.
V
I
GND
An INPUT
V
I
GND
V
OH
Yn OUTPUT
V
OL
CP INPUT
t
su
t
h
t
su
t
h
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
SH00136
V
M
V
M
V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 5. Data set-up and hold times for the An input to the
clock CP input
t
PLZ
t
PZL
V
I
nOE INPUT
GND
V
CC
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
OL
V
OH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
t
PHZ
V
M
V
M
V
M
t
PZH
V
X
V
Y
SH00137
NOTE: V
M
= 0.5V
CC
at V
CC
= 2.3 to 2.7 V
Waveform 6. 3-State enable and disable times
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
9
TEST CIRCUIT
SWITCH POSITION
PULSE
GENERATOR
RT
VI
D.U.T.
VO
CL
VCC
RL = 500
Test Circuit for switching times
Open
GND
S
1
DEFINITIONS
V
CC
V
I
< 2.7V
V
CC
TEST
S
1
t
PLH/
t
PHL
Open
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
R
T
= Termination resistance should be equal to Z
OUT
of pulse generators.
2
<
V
CC
t
PLZ/
t
PZL
2.7V
2.73.6V
t
PHZ/
t
PZH
GND
RL = 500
2 * V
CC
SV00906
Waveform 7. Load circuitry for switching times
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
10
TSSOP56:
plastic thin shrink small outline package; 56 leads; body width 6.1 mm
SOT364-1
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
11
NOTES
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
12
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 940883409
Telephone 800-234-7381
Copyright Philips Electronics North America Corporation 2000
All rights reserved. Printed in U.S.A.
Date of release: 02-00
Document order number:
9397-750-06957
Philips
Semiconductors
Data sheet
status
Objective
specification
Preliminary
specification
Product
specification
Product
status
Development
Qualification
Production
Definition
[1]
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make changes at any time without notice in order to
improve design and supply the best possible product.
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
Data sheet status
[1]
Please consult the most recently issued datasheet before initiating or completing a design.