DATA SHEET
Product specification
File under Integrated Circuits, IC06
December 1990
INTEGRATED CIRCUITS
74HC/HCT194
4-bit bidirectional universal shift
register
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
December 1990
2
Philips Semiconductors
Product specification
4-bit bidirectional universal shift register
74HC/HCT194
FEATURES
Shift-left and shift-right capability
Synchronous parallel and serial data transfer
Easily expanded for both serial and parallel operation
Asynchronous master reset
Hold ("do nothing") mode
Output capability: standard
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT194 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The functional characteristics of the 74HC/HCT194 4-bit
bidirectional universal shift registers are indicated in the
logic diagram and function table. The registers are fully
synchronous.
The "194" design has special features which increase the
range of application. The synchronous operation of the
device is determined by the mode select inputs (S
0
, S
1
).
As shown in the mode select table, data can be entered
and shifted from left to right (Q
0
Q
1
Q
2
, etc.) or, right
to left (Q
3
Q
2
Q
1
, etc.) or parallel data can be
entered, loading all 4 bits of the register simultaneously.
When both S
0
and S
1
are LOW, existing data is retained in
a hold ("do nothing") mode. The first and last stages
provide D-type serial data inputs (D
SR
, D
SL
) to allow
multistage shift right or shift left data transfers without
interfering with parallel load operation.
Mode select and data inputs are edge-triggered,
responding only to the LOW-to-HIGH transition of the
clock (CP). Therefore, the only timing restriction is that the
mode control and selected data inputs must be stable one
set-up time prior to the positive transition of the clock
pulse.
The four parallel data inputs (D
0
to D
3
) are D-type inputs.
Data appearing on the D
0
to D
3
inputs, when S
0
and S
1
are
HIGH, is transferred to the Q
0
to Q
3
outputs respectively,
following the next LOW-to-HIGH transition of the clock.
When LOW, the asynchronous master reset (MR)
overrides all other input conditions and forces the Q
outputs LOW.
The "194" is similar in operation to the "195" universal shift
register, with added features of shift-left without external
connections and hold ("do nothing") modes of operation.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
= 6 ns
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W):
P
D
= C
PD
V
CC
2
f
i
+
(C
L
V
CC
2
f
o
) where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
= (C
L
V
CC
2
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
; for HCT the condition is V
I
= GND to V
CC
-
1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
propagation delay
C
L
= 15 pF; V
CC
= 5 V
CP to Q
n
14
15
ns
t
PHL
MR to Q
n
11
15
ns
f
max
maximum clock frequency
102
77
MHz
C
I
input capacitance
3.5
3.5
pF
C
PD
power dissipation capacitance per package
notes 1 and 2
40
40
pF
December 1990
3
Philips Semiconductors
Product specification
4-bit bidirectional universal shift register
74HC/HCT194
ORDERING INFORMATION
See
"74HC/HCT/HCU/HCMOS Logic Package Information"
.
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1
MR
asynchronous master reset input (active LOW)
2
D
SR
serial data input (shift right)
3, 4, 5, 6
D
0
to D
3
parallel data inputs
7
D
SL
serial data input (shift left)
8
GND
ground (0 V)
9, 10
S
0
, S
1
mode control inputs
11
CP
clock input (LOW-to-HIGH edge-triggered)
15, 14, 13, 12
Q
0
to Q
3
parallel outputs
16
V
CC
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
4
Philips Semiconductors
Product specification
4-bit bidirectional universal shift register
74HC/HCT194
FUNCTION TABLE
Notes
1. H
= HIGH voltage level
h
= HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
L
= LOW voltage level
I
= LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
q,d = lower case letters indicate the state of the referenced input (or output) one set-up time prior to the
LOW-to-HIGH CP transition
X
= don't care
= LOW-to-HIGH CP transition
OPERATING MODES
INPUTS
OUTPUTS
CP
MR
S
1
S
0
D
SR
D
SL
D
n
Q
0
Q
1
Q
2
Q
3
reset (clear)
X
L
X
X
X
X
X
L
L
L
L
hold ("do nothing")
X
H
I
I
X
X
X
q
0
q
1
q
2
q
3
shift left
H
H
h
h
I
I
X
X
I
h
X
X
q
1
q
1
q
2
q
2
q
3
q
3
L
H
shift right
H
H
I
I
h
h
I
h
X
X
X
X
L
H
q
0
q
0
q
1
q
1
q
2
q
2
parallel load
H
h
h
X
X
d
n
d
0
d
1
d
2
d
3
Fig.4 Functional diagram.
PDF 
ZIP