ChipFind - документация

Электронный компонент: 74HC4016D

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
DATA SHEET
Product specification
File under Integrated Circuits, IC06
December 1990
INTEGRATED CIRCUITS
74HC/HCT4016
Quad bilateral switches
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
background image
December 1990
2
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
FEATURES
Low "ON" resistance:
160
(typ.) at V
CC
= 4.5 V
120
(typ.) at V
CC
= 6.0 V
80
(typ.) at V
CC
= 9.0 V
Individual switch controls
Typical "break before make" built in
Output capability: non-standard
I
CC
category: SSI
GENERAL DESCRIPTION
The 74HC/HCT4016 are high-speed Si-gate CMOS
devices and are pin compatible with the "4016" of the
"4000B" series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4016 have four independent analog
switches (transmission gates).
Each switch has two input/output terminals (Y
n
, Z
n
) and an
active HIGH enable input (E
n
). When E
n
is connected to
V
CC
, a low bidirectional path between Y
n
and Z
n
is
established (ON condition). When E
n
is connected to
ground (GND), the switch is disabled and a high
impedance between Y
n
and Z
n
is established (OFF
condition).
Current through a switch will not cause additional
V
CC
current provided the voltage at the terminals of the
switch is maintained within the supply voltage range;
V
CC
>> (V
Y
, V
Z
) >> GND. Inputs Y
n
and Z
n
are electrically
equivalent terminals.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
= 6 ns
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W):
P
D
= C
PD
V
CC
2
f
i
+
{ (C
L
+
C
S
)
V
CC
2
f
o
} where:
f
i
= input frequency in MHz
f
o
= output frequency in MHz
{(C
L
+
C
S
)
V
CC
2
f
o
} = sum of outputs
C
L
= output load capacitance in pF
C
S
= max. switch capacitance in pF
V
CC
= supply voltage in V
2. For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
-
1.5 V
ORDERING INFORMATION
See
"74HC/HCT/HCU/HCMOS Logic Package Information"
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PZH
/ t
PZL
turn "ON" time E
n
to V
OS
C
L
= 15 pF; R
L
= 1 k
;
V
CC
= 5 V
16
17
ns
t
PHZ
/ t
PLZ
turn "OFF" time E
n
to V
OS
14
20
ns
C
I
input capacitance
3.5
3.5
pF
C
PD
power dissipation capacitance per switch
notes 1 and 2
12
12
pF
C
S
max. switch capacitance
5
5
pF
background image
December 1990
3
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
PIN DESCRIPTION
PIN NO.
SYMBOL
NAME AND FUNCTION
1, 4, 8, 11
Y
0
to Y
3
independent inputs/outputs
7
GND
ground (0 V)
2, 3, 9, 10
Z
0
to Z
3
independent inputs/outputs
13, 5, 6, 12
E
0
to E
3
enable inputs (active HIGH)
14
V
CC
positive supply voltage
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
(a)
(b)
background image
December 1990
4
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
FUNCTION TABLE
Notes
1. H = HIGH voltage level
L = LOW voltage level
INPUT
E
n
CHANNEL
IMPEDANCE
L
H
high
low
Fig.4 Functional diagram.
APPLICATIONS
Signal gating
Modulation
Demodulation
Chopper
Fig.5 Schematic diagram (one switch).
background image
December 1990
5
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134)
Voltages are referenced to GND (ground = 0 V)
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
CONDITIONS
V
CC
DC supply voltage
-
0.5
+
11.0
V
I
IK
DC digital input diode current
20
mA
for V
I
< -
0.5 V or V
I
>
V
CC
+
0.5 V
I
SK
DC switch diode current
20
mA
for V
S
< -
0.5 V or V
S
>
V
CC
+
0.5 V
I
S
DC switch current
25
mA
for
-
0.5 V
<
V
S
<
V
CC
+
0.5 V
I
CC
;
I
GND
DC V
CC
or GND current
50
mA
T
stg
storage temperature range
-
65
+
150
C
P
tot
power dissipation per package
for temperature range:
-
40 to
+
125
C
74HC/HCT
plastic DIL
750
mW
above
+
70
C: derate linearly with 12 mW/K
plastic mini-pack (SO)
500
mW
above
+
70
C: derate linearly with 8 mW/K
P
S
power dissipation per switch
100
mW
SYMBOL PARAMETER
74HC
74HCT
UNIT
CONDITIONS
min. typ. max.
min.
typ. max.
V
CC
DC supply voltage
2.0
5.0
10.0
4.5
5.0
5.5
V
V
I
DC input voltage range
GND
V
CC
GND
V
CC
V
V
S
DC switch voltage range
GND
V
CC
GND
V
CC
V
T
amb
operating ambient temperature range
-
40
+
85
-
40
+
85
C
see DC and AC
CHARACTERIS-
TICS
T
amb
operating ambient temperature range
-
40
+
125
-
40
+
125
C
1000
V
CC
= 2.0 V
t
r
, t
f
input rise and fall times
6.0
500
400
250
6.0
500
ns
V
CC
= 4.5 V
V
CC
= 6.0 V
V
CC
= 10.0 V
background image
December 1990
6
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
DC CHARACTERISTICS FOR 74HC/HCT
For 74HC:
V
CC
= 2.0, 4.5, 6.0 and 9.0 V
For 74HCT: V
CC
= 4.5 V
Notes to the DC Characteristics
1. At supply voltages approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. Therefore it
is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
2. For test circuit measuring R
ON
see Fig.6.
SYMBOL
PARAMETER
T
amb
(
C)
UNIT
TEST CONDITIONS
74HC/HCT
V
CC
(V)
I
S
(
A)
V
is
V
I
+
25
-
40 to
+
85
-
40 to
+
125
min.
typ.
max.
min.
max. min. max.
R
ON
ON resistance (peak)
-
160
120
85
-
320
240
170
-
400
300
213
-
480
360
255
2.0
4.5
6.0
9.0
100
1000
1000
1000
V
CC
to
GND
V
IH
or
V
IL
R
ON
ON resistance (rail)
160
80
70
60
-
160
140
120
-
200
175
150
-
240
210
180
2.0
4.5
6.0
9.0
100
1000
1000
1000
GND V
IH
or
V
IL
R
ON
ON resistance (rail)
170
90
80
65
-
180
160
135
-
225
200
170
-
270
240
205
2.0
4.5
6.0
9.0
100
1000
1000
1000
V
CC
V
IH
or
V
IL
R
ON
maximum
ON
resistance between
any two channels
-
16
12
9
2.0
4.5
6.0
9.0
V
CC
to
GND
V
IH
or
V
IL
Fig.6 Test circuit for measuring R
ON
.
Fig.7 Test circuit for measuring OFF-state current.
background image
December 1990
7
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
Fig.8 Test circuit for measuring ON-state current.
Fig.9 Typical R
ON
as a function of input voltage V
is
for V
is
= 0 to V
CC
.
background image
December 1990
8
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
DC CHARACTERISTICS FOR 74HC
Voltages are referenced to GND (ground = 0 V)
AC CHARACTERISTICS FOR 74HC
GND = 0 V; t
r
= t
f
= 6 ns; C
L
= 50 pF
SYMBOL PARAMETER
T
amb
(
C)
UNIT
TEST CONDITIONS
74HC
V
CC
(V)
V
I
OTHER
+
25
-
40 to
+
85
-
40 to
+
125
min.
typ.
max. min. max.
min.
max.
V
IH
HIGH level input
voltage
1.5
3.15
4.2
6.3
1.2
2.4
3.2
4.3
1.5
3.15
4.2
6.3
1.5
3.15
4.2
6.3
V
2.0
4.5
6.0
9.0
V
IL
LOW level input
voltage
0.8
2.1
2.8
4.3
0.50
1.35
1.80
2.70
0.50
1.35
1.80
2.70
0.50
1.35
1.80
2.70
V
2.0
4.5
6.0
9.0
I
I
input leakage
current
0.1
0.2
1.0
2.0
1.0
2.0
A
6.0
10.0
V
CC
or
GND
I
S
analog switch
OFF-state current
per channel
0.1
1.0
1.0
A
10.0
V
IH
or
V
IL
V
S
=
V
CC
-
GND
(see Fig.7)
I
S
analog switch
ON-state current
0.1
1.0
1.0
A
10.0
V
IH
or
V
IL
V
S
=
V
CC
-
GND
(see Fig.8)
I
CC
quiescent supply
current
2.0
4.0
20.0
40.0
40.0
80.0
A
6.0
10.0
V
CC
or
GND
V
is
= GND or
V
CC
; V
os
=
V
CC
or GND
SYMBOL
PARAMETER
T
amb
(
C)
UNIT
TEST CONDITIONS
74HC
V
CC
(V)
OTHER
+
25
-
40 to
+
85
-
40 to
+
125
min.
typ.
max. min. max.
min.
max.
t
PHL
/ t
PLH
propagation
delay
V
is
to V
os
17
6
5
4
60
12
10
8
75
15
13
10
90
18
15
12
ns
2.0
4.5
6.0
9.0
R
L
=
; C
L
= 50 pF
(see Fig.16)
t
PZH
/ t
PZL
turn "ON" time
E
n
to V
os
52
19
15
11
190
38
32
28
240
48
41
35
235
57
48
42
ns
2.0
4.5
6.0
9.0
R
L
= 1 k
; C
L
= 50 pF
(see Figs 17 and 18)
t
PHZ
/ t
PLZ
turn "OFF" time
E
n
to V
os
47
17
14
13
145
29
25
22
180
36
31
28
220
44
38
33
ns
2.0
4.5
6.0
9.0
R
L
= 1 k
; C
L
= 50 pF
(see Figs 17 and 18)
background image
December 1990
9
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
DC CHARACTERISTICS FOR 74HCT
Voltages are referenced to GND (ground = 0 V)
Note
1. The value of additional quiescent supply current (
I
CC
) for a unit load of 1 is given here.
To determine
I
CC
per input, multiply this value by the unit load coefficient shown in the table below.
SYMBOL
PARAMETER
T
amb
(
C)
UNIT
TEST CONDITIONS
74HCT
V
CC
(V)
V
I
OTHER
+
25
-
40 to
+
85
-
40 to
+
125
min.
typ.
max.
min. max.
min.
max.
V
IH
HIGH level input
voltage
2.0
1.6
2.0
2.0
V
4.5
to
5.5
V
IL
LOW level input
voltage
1.2
0.8
0.8
0.8
V
4.5
to
5.5
I
I
input leakage
current
0.1
1.0
1.0
A
5.5
V
CC
or
GND
I
S
analog switch
OFF-state current
per channel
0.1
1.0
1.0
A
5.5
V
IH
or
V
IL
V
S
=
V
CC
-
GND
(see Fig.7)
I
S
analog switch
ON-state current
0.1
1.0
1.0
A
5.5
V
IH
or
V
IL
V
S
=
V
CC
-
GND
(see Fig.8)
I
CC
quiescent supply
current
2.0
20.0
40.0
A
4.5
to
5.5
V
CC
or
GND
V
is
= GND or
V
CC
; V
os
=
V
CC
or GND
I
CC
additional quiescent
supply current per
input pin for unit
load coefficient is 1
(note 1)
100
360
450
490
A
4.5
to
5.5
V
CC
-
2.1V
other inputs
at V
CC
or
GND
INPUT
UNIT LOAD COEFFICIENT
E
N
1.00
background image
December 1990
10
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; t
r
= t
f
= 6 ns; C
L
= 50 pF
ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT
Recommended conditions and typical values
GND = 0 V; t
r
= t
f
= 6 ns
Notes
1. V
is
is the input voltage at a Y
n
or Z
n
terminal, whichever is assigned as an input.
2. V
os
is the output voltage at a Y
n
or Z
n
terminal, whichever is assigned as an output.
3. Adjust input voltage V
is
to 0 dBm level (0 dBm = 1 mW into 600
).
4. Adjust input voltage V
is
to 0 dBm level at V
os
for 1 MHz (0 dBm = 1 mW into 50
).
SYMBOL PARAMETER
T
amb
(
C)
UNIT
TEST CONDITIONS
74HCT
V
CC
(V)
OTHER
+
25
-
40 to
+
85
-
40 to
+
125
min.
typ.
max. min.
max.
min.
max.
t
PHL
/ t
PLH
propagation delay
V
is
to V
os
6
12
15
18
ns
4.5
R
L
=
; C
L
= 50 pF
(see Fig.16)
t
PZH
turn "ON" time
E
n
to V
os
19
35
44
53
ns
4.5
R
L
= 1 k
; C
L
= 50 pF
(see Figs 17 and 18)
t
PZL
turn "ON" time
E
n
to V
os
20
35
44
53
ns
4.5
R
L
= 1 k
; C
L
= 50 pF
(see Figs 17 and 18)
t
PHZ
/ t
PLZ
turn "OFF" time
E
n
to V
os
23
35
44
53
ns
4.5
R
L
= 1 k
; C
L
= 50 pF
(see Figs 17 and 18)
SYMBOL
PARAMETER
typ.
UNIT
V
CC
(V)
V
is(p-p)
(V)
CONDITIONS
sine-wave distortion
f = 1 kHz
0.80
0.40
%
%
4.5
9.0
4.0
8.0
R
L
= 10 k
; C
L
= 50 pF
(see Fig.14)
sine-wave distortion
f = 10 kHz
2.40
1.20
%
%
4.5
9.0
4.0
8.0
R
L
= 10 k
; C
L
= 50 pF
(see Fig.14)
switch "OFF" signal
feed-through
-
50
-
50
dB
dB
4.5
9.0
note 3
R
L
= 600
; C
L
= 50 pF;
f = 1 MHz (see Figs 10 and 15)
crosstalk between
any two switches
-
60
-
60
dB
dB
4.5
9.0
note 3
R
L
= 600
; C
L
= 50 pF;
f = 1 MHz (see Fig.12)
V
(p-p)
crosstalk voltage between
enable or address input
to any switch
(peak-to-peak value)
110
220
mV
mV
4.5
9.0
R
L
= 600
; C
L
= 50 pF;
f = 1 MHz (E
n
, square wave
between V
CC
and GND,
t
r
= t
f
= 6 ns) (see Fig.13)
f
max
minimum frequency response
(
-
3dB)
150
160
MHz
MHz
4.5
9.0
note 4
R
L
= 50
; C
L
= 10 pF
(see Figs 11 and 14)
C
S
maximum switch capacitance
5
pF
background image
December 1990
11
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
Fig.10 Typical switch "OFF" signal feed-through as a function of frequency.
Test conditions:
V
CC
= 4.5 V; GND = 0 V;
R
L
= 50
; R
source
= 1 k
.
Fig.11 Typical frequency response.
Test conditions:
V
CC
= 4.5 V; GND = 0 V;
R
L
= 50
; R
source
= 1 k
.
background image
December 1990
12
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
Fig.12 Test circuit for measuring crosstalk between any two switches.
(a) channel ON condition; (b) channel OFF condition.
Fig.13 Test circuit for measuring crosstalk between control and any switch.
The crosstalk is defined as follows
(oscilloscope output):
Fig.14 Test circuit for measuring sine-wave distortion and minimum frequency response.
Fig.15 Test circuit for measuring switch "OFF" signal feed-through.
background image
December 1990
13
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
AC WAVEFORMS
Fig.16 Waveforms showing the input (V
is
) to output (V
os
) propagation delays.
(1) HC : V
M
= 50%; V
I
= GND to V
CC
.
HCT: V
M
= 1.3 V; V
I
= GND to 3 V.
Fig.17 Waveforms showing the turn-ON and turn-OFF times.
(1) HC : V
M
= 50%; V
I
= GND to V
CC
.
HCT: V
M
= 1.3 V; V
I
= GND to 3 V.
background image
December 1990
14
Philips Semiconductors
Product specification
Quad bilateral switches
74HC/HCT4016
TEST CIRCUIT AND WAVEFORMS
PACKAGE OUTLINES
See
"74HC/HCT/HCU/HCMOS Logic Package Outlines"
.
Fig.18 Test circuit for measuring AC performance.
Conditions
TEST
SWITCH
V
is
t
PZH
t
PZL
t
PHZ
t
PLZ
others
GND
V
CC
GND
V
CC
open
V
CC
GND
V
CC
GND
pulse
C
L
= load capacitance including jig and probe capacitance
(see AC CHARACTERISTICS for values).
R
T
= termination resistance should be equal to the output
impedance Z
O
of the pulse generator.
t
r
= t
f
= 6 ns; when measuring f
max
, there is no constraint
t
r
, t
f
with 50% duty factor.
FAMILY
AMPLITUDE
V
M
t
r
; t
f
f
max
;
PULSE WIDTH
OTHER
74HC
74HCT
V
CC
3.0 V
50%
1.3 V
<
2 ns
<
2 ns
6 ns
6 ns
Fig.19 Input pulse definitions.
FAMILY
AMPLITUDE
V
M
t
r
; t
f
f
max
;
PULSE WIDTH
OTHER
74HC
74HCT
V
CC
3.0 V
50%
1.3 V
<
2 ns
<
2 ns
6 ns
6 ns
C
L
= load capacitance including jig and probe capacitance
(see AC CHARACTERISTICS for values).
R
T
= termination resistance should be equal to the output
impedance Z
O
of the pulse generator.
t
r
= t
f
= 6 ns; when measuring f
max
, there is no constraint
t
r
, t
f
with 50% duty factor.