DATA SHEET
Product specification
Supersedes data of December 1990
File under Integrated Circuits, IC06
September 1993
INTEGRATED CIRCUITS
74HC/HCT6323A
Programmable ripple counter with
oscillator; 3-state
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
September 1993
2
Philips Semiconductors
Product specification
Programmable ripple counter with
oscillator; 3-state
74HC/HCT6323A
FEATURES
8-pin space saving package
Programmable 3-stage ripple
counter
Suitable for over-tone crystal
application up to 50 MHz
(V
CC
= 5 V
10%)
3-state output buffer
Two internal capacitors
Recommended operating range for
use with third overtone crystals
3 to 6 V
Oscillator stop function (MR)
Output capability:
bus driver
(15 LSTTL)
I
CC
category: MSI.
APPLICATIONS
Control counters
Timers
Frequency dividers
Time-delay circuits
CIO (Compact Integrated
Oscillator)
Third-overtone crystal operation.
GENERAL DESCRIPTION
The HC/HCT6323A are high-speed
Si-gate CMOS devices.
They are specified in compliance with
JEDEC standard no. 7A.
The HC/HCT6323A are oscillators
designed for quartz crystal combined
with a programmable 3-state counter,
a 3-state output buffer and an
overriding asynchronous master
reset (MR). With the two select inputs
S1 and S2 the counter can be
switched in the divide-by-1, 2, 4 or 8
mode. If left floating the clock is
divided by 8. The oscillator is
designed to operate either in the
fundamental or third overtone mode
depending on the crystal and external
components applied. On-chip
capacitors minimize external
component count for third overtone
crystal applications.
The oscillator may be replaced by an
external clock signal at input X1. In
this event the other oscillator pin (X2)
must be floating. The counter
advances on the negative-going
transition of X1. A LOW level on MR
resets the counter, stops the oscillator
and sets the output buffer in the
3-state condition. MR can be left
floating since an internal pull-up
resistor will make the MR inactive. In
the HCT version, the MR input and
the two mode select pins S1 and S2
are TTL compatible, but the X1 input
has CMOS input switching levels and
may be driven by a TTL output using
a pull-up resistor connected to V
CC
.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
C; t
r
= t
f
= 6 ns.
Notes
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W):
P
D
= (C
PD
x V
CC
2
x f
i
) + (C
L
+ V
CC
2
x f
o
) + (I
pull-up
x V
CC
)
where:
f
i
= input frequency in MHz; f
o
= output frequency in MHz.
V
CC
= supply voltage in V; C
L
= output load capacitance in pF.
I
pull-up
= pull-up currents in
A.
2. For HC and HCT an external clock is applied to X1 with:
t
r
= t
f
6 ns, V
i
is GND to V
CC
, MR = HIGH
I
pull-up
is the summation of
-
I
I
(
A) of S1 and S2 inputs at the LOW state.
ORDERING INFORMATION
SYMBOL
PARAMETER
CONDITIONS
TYP.
UNIT
HC
HCT
t
PHL
/t
PLH
propagation delay
X1 to OUT
(S1 = S2 = LOW)
C
L
= 15 pF;
V
CC
= 5 V
17
17
ns
f
max
maximum clock
frequency
90
90
MHz
C
I
input capacitance
except X1 and X2
3.5
3.5
pF
C
PD
power dissipation
capacitance per
package
+1; notes 1 and 2
54
54
pF
+2; notes 1 and 2
42
42
pF
+4; notes 1 and 2
36
36
pF
+8; notes 1 and 2
33
33
pF
EXTENDED TYPE
NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
CODE
74HC/HCT6323AD
8
SO
plastic
SOT96
September 1993
3
Philips Semiconductors
Product specification
Programmable ripple counter with
oscillator; 3-state
74HC/HCT6323A
PINNING
SYMBOL
PIN
DESCRIPTION
OUT
1
counter output
S1 - S2
3, 2
mode select inputs for divide
by 1, 2, 4 or 8
GND
4
ground (0 V)
MR
5
master reset (active LOW)
X2
6
oscillator pin
X1
7
clock input/oscillator pin
V
CC
8
positive supply
FUNCTION TABLE
INPUTS
OUTPUTS
S1
S2
OUT
0
0
f
i
0
1
f
i
/2
1
0
f
i
/4
1
1
f
i
/8
Fig.1 Pin configuration.
handbook, halfpage
MBA343
1
2
3
4
8
7
6
5
OUT
GND
VCC
X1
X2
MR
6323A
S2
S1
Fig.2 IEC logic symbol.
handbook, halfpage
MBA344
X2
CP
MR
7
5
3
2
1
6
OUT
C D
X1
S1
S2
Fig.3 Functional diagram.
handbook, full pagewidth
MBA350
X2
X1
OUT
S1
S2
MR
C D
CP
3 - STAGE BINARY COUNTER
AND DECODER
7
5
6
3
2
1
September 1993
5
Philips Semiconductors
Product specification
Programmable ripple counter with
oscillator; 3-state
74HC/HCT6323A
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
"74HC/HCT/HCU/HCMOS Logic Family Specifications"
.
Output capability: non-standard; bus driver (except for X2)
I
CC
category: MSI.
Voltages are referenced to GND (ground = 0 V).
DC CHARACTERISTICS FOR 74HC
SYMBOL
PARAMETER
T
amb
(
C)
UNIT
TEST CONDITION
25
-
40 to 85
-
40 to 125
V
CC
(V)
V
I
OTHER
MIN
TYP MAX
MIN
MAX
MIN
MAX
V
IH
HIGH level
input voltage
MR, X1 input
1.5
3.15
4.2
1.2
2.4
3.2
-
-
-
1.5
3.15
4.2
-
-
-
1.50
3.15
4.20
-
-
-
V
V
V
2.0
4.5
6.0
V
IL
LOW level
input voltage
MR, X1 input
-
-
-
0.8
2.1
2.8
0.5
1.35
1.80
-
-
-
0.5
1.35
1.8
-
-
-
0.5
1.35
1.8
V
V
V
2.0
4.5
6.0
V
OH
HIGH level
output voltage
X2 output
3.98
5.48
-
-
-
-
3.84
5.34
-
-
3.7
5.2
-
-
V
V
4.5
6.0
X1 = GND
and
MR = V
CC
I
O
=
-
2.6 mA
I
O
=
-
3.3 mA
3.98
5.48
-
-
-
-
3.84
5.34
-
-
3.7
5.2
-
-
V
V
4.5
6.0
X1 = V
CC
and
MR = GND
I
O
=
-
2.6 mA
I
O
=
-
3.3 mA
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
1.9
4.4
5.9
-
-
-
1.9
4.4
5.9
-
-
-
V
V
V
2.0
4.5
6.0
X1 = GND
and
MR = V
CC
-
I
O
= 20
A
I
O
=
-
20
A
I
O
=
-
20
A
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
1.9
4.4
5.9
-
-
-
1.9
4.4
5.9
-
-
-
V
V
V
2.0
4.5
6.0
X1 = V
CC
and
MR = GND
I
O
=
-
20
A
I
O
=
-
20
A
I
O
=
-
20
A
V
OH
HIGH level
output voltage
OUT
1.9
4.4
5.9
2.0
4.5
6.0
-
-
-
1.9
4.4
5.9
-
-
-
1.9
4.4
5.9
-
-
-
V
V
V
2.0
4.5
6.0
V
IH
or V
IL
I
O
=
-
20
A
I
O
=
-
20
A
I
O
=
-
20
A
V
OH
HIGH level
output voltage
OUT
3.98
5.48
-
-
-
-
3.84
5.34
-
-
3.7
5.2
-
-
V
V
4.5
6.0
V
IH
or V
IL
I
O
=
-
6 mA
I
O
=
-
7.8 mA
V
OL
LOW level
output voltage
X2 output
-
-
-
-
0.26
0.26
-
-
0.33
0.33
-
-
0.4
0.4
V
V
4.5
6.0
X1 = V
CC
and
MR = V
CC
I
O
= 2.6 mA
I
O
= 3.3 mA
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
V
V
V
2.0
4.5
6.0
X1 = V
CC
and
MR = V
CC
I
O
= 20
A
I
O
= 20
A
I
O
= 20
A
V
OL
LOW level
output voltage
OUT
-
-
-
0
0
0
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
-
-
-
0.1
0.1
0.1
V
V
V
2.0
4.5
6.0
V
IH
or V
IL
I
O
= 20
A
I
O
= 20
A
I
O
= 20
A
PDF 
ZIP