ChipFind - документация

Электронный компонент: 74LVC245A

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
Philips
Semiconductors
74LVC245A/74LVCH245A
Octal bus transceiver with direction pin
with 5-volt tolerant inputs/outputs
(3-State)
Product specification
Supersedes data of 1997 Dec 19
IC24 Data Handbook
1998 May 20
INTEGRATED CIRCUITS
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with
5-volt tolerant inputs/outputs (3-State)
2
1998 May 20
853-2044 19419
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Supply voltage range of 2.7V to 3.6V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
High impedance when V
CC
= 0V
Bushold on all data inputs (74LVCH245A only)
DESCRIPTION
The 74LVC245A/74LVCH245A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most advanced
CMOS compatible TTL families.
Inputs can be driven from either 3.3V or 5V devices. In 3-State
operation, outputs can handle 5V. These features allow the use of
these devices as translators in a mixed 3.3V/5V environment.
The 74LVC245A/74LVCH245A is an octal transceiver featuring
non-inverting 3-State bus compatible outputs in both send and
receive directions. The '245' features an output enable (OE) input for
easy cascading and a send/receive (DIR) input for direction control.
OE controls the outputs so that the buses are effectively isolated.
The '245' is functionally identical to the '640', but the '640' has true
(non-inverting) outputs.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
A
n
to B
n;
B
n
to A
n
C
L
= 50pF
V
CC
= 3.3V
3.6
ns
C
I
Input capacitance
5.0
pF
C
I/O
Input/output capacitance
10.0
pF
C
PD
Power dissipation capacitance per
buffer
Notes 1 and 2
33
pF
NOTE:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
m
W):
P
D
= C
PD
x V
CC
2
x f
i
+
S
(C
L
x V
CC
2
x f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
S
(C
L
x V
CC
2
x f
o
) = sum of outputs.
2. The condition is V
I
= GND to V
CC
ORDERING INFORMATION
PACKAGES
TEMPERATURE
RANGE
OUTSIDE
NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
20-Pin Plastic Shrink Small Outline (SO)
40
C to +85
C
74LVC245A D
74LVC245A D
SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II
40
C to +85
C
74LVC245A DB
74LVC245A DB
SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I
40
C to +85
C
74LVC245A PW
7LVC245APW DH
SOT360-1
20-Pin Plastic Shrink Small Outline (SO)
40
C to +85
C
74LVCH245A D
74LVCH245A D
SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II
40
C to +85
C
74LVCH245A DB
74LVCH245A DB
SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I
40
C to +85
C
74LVCH245A PW
LVCH245APW DH
SOT360-1
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with
5-volt tolerant inputs/outputs (3-State)
1998 May 20
3
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
VCC
OE
B0
B1
B2
B3
B4
B5
B6
B7
SV00014
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
1
DIR
Direction control
2, 3, 4, 5, 6,
7, 8, 9
A
0
to A
7
Data inputs/outputs
10
GND
Ground (0V)
18, 17, 16, 15,
14, 13, 12, 11
B
0
to B
7
Data inputs/outputs
19
OE
Output enable input (active-Low)
20
V
CC
Positive supply voltage
FUNCTION TABLE
INPUTS
INPUTS/OUTPUTS
OE
DIR
An
B
0
L
L
A = B
Inputs
L
H
lnputs
B = A
H
X
Z
Z
H = HIGH voltage level
L
= LOW voltage level
X = Don't care
Z = High impedance OFF-state
LOGIC SYMBOL
A0
A1
A2
A3
A4
A5
A6
A7
B0
B1
B2
B3
B4
B5
B6
B7
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
OE
19
DIR
1
SV00016
LOGIC SYMBOL (IEEE/IEC)
G3
19
3EN1 (BA)
1
3EN2 (AB)
1
2
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
SV00208
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with
5-volt tolerant inputs/outputs (3-State)
1998 May 20
4
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
CONDITIONS
LIMITS
UNIT
SYMBOL
PARAMETER
CONDITIONS
MIN
MAX
UNIT
V
CC
DC supply voltage (for max. speed performance)
2.7
3.6
V
V
CC
DC supply voltage (for low-voltage applications)
1.2
3.6
V
V
I
DC Input voltage range
0
5.5
V
V
O
DC Output voltage range; output HIGH or LOW
state
0
V
CC
V
O
DC output voltage range; output 3-State
0
5.5
T
amb
Operating ambient temperature range in free-air
40
+85
C
t
r
, t
f
Input rise and fall times
V
CC
= 1.2 to 2.7V
V
CC
= 2.7 to 3.6V
0
0
20
10
ns/V
ABSOLUTE MAXIMUM RATINGS
1
In accordance with the Absolute Maximum Rating System (IEC 134)
Voltages are referenced to GND (ground = 0V)
SYMBOL
PARAMETER
CONDITIONS
RATING
UNIT
V
CC
DC supply voltage
0.5 to +6.5
V
I
IK
DC input diode current
V
I
t
0
50
mA
V
I
DC input voltage
Note 2
0.5 to +6.5
V
I
OK
DC output diode current
V
O
u
V
CC
or V
O
t
0
"
50
mA
V
O
DC output voltage; output HIGH or LOW state
Note 2
0.5 to V
CC
+0.5
V
V
O
DC output voltage; output 3-State
Note 2
0.5 to 6.5
V
I
O
DC output source or sink current
V
O
= 0 to V
CC
"
50
mA
I
GND
, I
CC
DC V
CC
or GND current
"
100
mA
T
stg
Storage temperature range
65 to +150
C
Power dissipation per package
P
TOT
plastic mini-pack (SO)
above +70
C derate linearly with 8 mW/K
500
mW
plastic shrink mini-pack (SSOP and TSSOP)
above +60
C derate linearly with 5.5 mW/K
500
mW
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with
5-volt tolerant inputs/outputs (3-State)
1998 May 20
5
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions voltages are referenced to GND (ground = 0V)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
Temp = -40
C to +85
C
UNIT
MIN
TYP
1
MAX
V
HIGH level Input voltage
V
CC
= 1.2V
V
CC
V
V
IH
HIGH level Input voltage
V
CC
= 2.7 to 3.6V
2.0
V
V
LOW level Input voltage
V
CC
= 1.2V
GND
V
V
IL
LOW level Input voltage
V
CC
= 2.7 to 3.6V
0.8
V
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 12mA
V
CC
*
0.5
V
O
HIGH level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= 100
A
V
CC
*
0.2
V
CC
V
V
OH
HIGH level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 18mA
V
CC
*
0.6
V
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 24mA
V
CC
*
0.8
V
CC
= 2.7V; V
I
= V
IH
or V
IL
; I
O
= 12mA
0.40
V
OL
LOW level output voltage
V
CC
= 3.0V; V
I
= V
IH
or V
IL
; I
O
= 100
A
0.20
V
V
CC
= 3.0V; V
I
= V
IH
or V
IL;
I
O
= 24mA
0.55
I
I
Input leakage current
6
V
CC
= 3.6V; V
I
= 5.5V or GND
"
0.1
"
5
A
I
OZ
3-State output OFF-state current
6, 7
V
CC
= 3.6V; V
I
= V
IH
or V
IL
; V
O
= 5.5V or GND
0.1
"
5
A
I
off
Power off leakage supply
V
CC
= 0.0V; V
I
or V
O
= 5.5V
0.1
"
10
A
I
CC
Quiescent supply current
V
CC
= 3.6V; V
I
= V
CC
or GND; I
O
= 0
0.1
10
A
I
CC
Additional quiescent supply current
per input pin
V
CC
= 2.7V to 3.6V; V
I
= V
CC
0.6V; I
O
= 0
5
500
A
I
BHL
Bushold LOW sustaining
current
2, 3, 4
V
CC
= 3.0V; V
I
=0.8V
75
A
I
BHH
Bushold HIGH sustaining
current
2, 3, 4
V
CC
= 3.0V; V
I
=2.0V
75
A
I
BHLO
Bushold LOW overdrive current
2, 3, 5
V
CC
= 3.6V
500
A
I
BHHO
Bushold HIGH overdrive current
2, 3, 5
V
CC
= 3.6V
500
A
NOTES:
1. All typical values are at V
CC
= 3.3V and T
amb
= 25
C.
2. Valid for data inputs of bushold parts (LVCH-A) only.
3. For data inputs only, control inputs do not have a bushold circuit.
4. The specified sustaining current at the data input holds the input below the specified V
I
level.
5. The specified overdrive current at the data input forces the data input to the opposite logic input state.
6. For bushold parts, the bushold circuit is switched off when V
I
exceeds V
CC
allowing 5.5V on the input terminal.
7. For I/O ports the parameter I
OZ
includes the input leakage current.
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with
5-volt tolerant inputs/outputs (3-State)
1998 May 20
6
AC CHARACTERISTICS
GND = 0V; t
r
= t
f
v
2.5ns; C
L
= 50pF; R
L
= 500
; T
amb
= 40
C to +85
C.
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3V
0.3V
V
CC
= 2.7V
V
CC
= 1.2V
UNIT
MIN
TYP
1
MAX
MIN
MAX
TYP
t
PHL
t
PLH
Propagation delay
A
n
to B
n
;
B
n
to A
n
1, 3
1.5
3.6
6.3
1.5
7.3
16
ns
t
PZH
t
PZL
3-State output enable time
OE to A
n
;
OE to B
n
2, 3
1.5
5.1
8.5
1.5
9.5
23
ns
t
PHZ
t
PLZ
3-State output disable time
OE to A
n
;
OE to B
n
2, 3
1.5
4.5
7.0
1.5
8.0
16
ns
NOTE:
1. Unless otherwise stated, all typical values are at V
CC
= 3.3V and T
amb
= 25
C.
AC WAVEFORMS
V
M
= 1.5V at V
CC
w
2.7V; V
M
= 0.5 V
CC
at V
CC
t
2.7V.
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
V
X
= V
OL
+ 0.3V at V
CC
w
2.7V; V
X
= V
OL
+ 0.1 V
CC
at V
CC
t
2.7V
V
Y
= V
OH
0.3V at V
CC
w
2.7V; V
Y
= V
OH
0.1 V
CC
at V
CC
t
2.7V
SY00041
INPUT
V
M
tPHL
tPLH
V
OL
V
I
V
M
GND
V
OH
OUTPUT
Waveform 1. Input (D
n
) to output (Qn) propagation delays.
t
PLZ
t
PZL
V
I
nOE INPUT
GND
V
CC
Q
n
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
OL
V
OH
Q
n
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
t
PHZ
V
M
V
M
V
M
t
PZH
V
X
V
Y
SW00207
Waveform 2. 3-State enable and disable times.
TEST CIRCUIT
PULSE
GENERATOR
RT
VIN
D.U.T.
VOUT
CL
VCC
R
L
=500
SWITCH POSITION
TEST
SWITCH
t
PLH
/t
PHL
Open
t
PLZ
/t
PZL
2
<
V
CC
t
PHZ
/t
PZH
GND
Test Circuit for 3-State Outputs
Open
GND
S
1
2
<
V
CC
DEFINITIONS
V
CC
t
2.7V
2.7 3.6V
V
IN
V
CC
2.7V
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
R
T
= Termination resistance should be equal to Z
OUT
of pulse generators.
SW00047
R
L
=500
Waveform 3. Load circuitry for switching times.
background image
Philips Semiconductors
Product specification
Octal bus transceiver with direction pin with 5-volt
tolerant inputs/outputs (3-State)
74LVC245A
74LVCH245A
1998 May 20
7
SO20:
plastic small outline package; 20 leads; body width 7.5 mm
SOT163-1
background image
Philips Semiconductors
Product specification
Octal bus transceiver with direction pin with 5-volt
tolerant inputs/outputs (3-State)
74LVC245A
74LVCH245A
1998 May 20
8
SSOP20:
plastic shrink small outline package; 20 leads; body width 5.3 mm
SOT339-1
background image
Philips Semiconductors
Product specification
Octal bus transceiver with direction pin with 5-volt
tolerant inputs/outputs (3-State)
74LVC245A
74LVCH245A
1998 May 20
9
TSSOP20:
plastic thin shrink small outline package; 20 leads; body width 4.4 mm
SOT360-1
background image
Philips Semiconductors
Product specification
74LVC245A
74LVCH245A
Octal bus transceiver with direction pin with 5-volt
tolerant inputs/outputs (3-State)
yyyy mmm dd
10
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one
or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or
at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended
periods may affect device reliability.
Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips
Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or
modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications
do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard
cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these
products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 940883409
Telephone 800-234-7381
Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.
print code
Date of release: 05-96
Document order number:
9397-750-04503
Philips
Semiconductors
Data sheet
status
Objective
specification
Preliminary
specification
Product
specification
Product
status
Development
Qualification
Production
Definition
[1]
This data sheet contains the design target or goal specifications for product development.
Specification may change in any manner without notice.
This data sheet contains preliminary data, and supplementary data will be published at a later date.
Philips Semiconductors reserves the right to make chages at any time without notice in order to
improve design and supply the best possible product.
This data sheet contains final specifications. Philips Semiconductors reserves the right to make
changes at any time without notice in order to improve design and supply the best possible product.
Data sheet status
[1]
Please consult the most recently issued datasheet before initiating or completing a design.