Philips Semiconductors
Product specification
74LVC652
Octal transceiver/register with dual enable (3-State)
2
1998 Jul 29
853-2104 19803
*FEATURES
Wide supply voltage range of 1.2V to 3.6V
In accordance with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic
DESCRIPTION
The 74LVC652 is a high performance, low-power, low-voltage
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5.0V devices. In 3-State
operation, outputs can handle 5V. This feature allows the use of
these devices as translators in a mixed 3.3V/5V environment.
The 74LVC652 consist of 8 non-inverting bus transceiver circuits
with 3-State outputs, D-type flip-flops and control circuitry arranged
for multiplexed transmission of data directly from the internal
registers. Data on the `A' or `B' or both buses, will be stored in the
internal registers, at the appropriate clock inputs (CPAB or CPBA)
regardless of the select inputs (SAB and SBA) or output enable
(OEAB and OEBA) control inputs. Depending on the select inputs
SAB and SBA data can directly go from input to output (real time
mode) or data can be controlled by the clock (storage mode), this is
when the OEn inputs this operating mode permits. The output
enable inputs OEAB and OEBA determine the operation mode of
the transceiver.
When OEAB is LOW, no data transmission from An to Bn is possible
and when OEBA is HIGH, there is no data transmission from Bn to
An possible. When SAB and SBA are in the real time transfer mode,
it is also possible to store data without using the internal D-type
flip-flops by simultaneously enabling OEAB and OEBA. In this
configuration each output reinforces its input.
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
C; t
r
= t
f
v
2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
A
n
to B
n
; B
n
to A
n
C
L
= 50pF
V
CC
= 3.3V
5.0
ns
f
max
Maximum clock frequency
150
MHz
C
I
Input capacitance
5.0
pF
C
PD
Power dissipation capacitance per latch
Notes 1, 2
45
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
W)
P
D
= C
PD
V
CC
2
x f
i
)
(C
L
V
CC
2
f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacitance in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
V
CC
2
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC.
ORDERING AND PACKAGE INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH
AMERICA
NORTH AMERICA
PKG. DWG. #
24-Pin Plastic SO
40
C to +85
C
74LVC652 D
74LVC652 D
SOT137-1
24-Pin Plastic SSOP Type II
40
C to +85
C
74LVC652 DB
74LVC652 DB
SOT340-1
24-Pin Plastic TSSOP Type I
40
C to +85
C
74LVC652 PW
4LVC652PW DH
SOT355-1
Philips Semiconductors
Product specification
74LVC652
Octal transceiver/register with dual enable (3-State)
1998 Jul 29
3
PIN CONFIGURATION
SV00767
1
2
3
4
5
6
7
8
9
10
11
12
CP AB
S AB
OE AB
A 0
A 1
A 2
A 3
A 4
A 5
A 6
A 7
GND
V CC
CP BA
S BA
OE BA
B 0
B 1
B 2
B 3
B 4
B 5
B 6
B 7
24
23
22
21
20
19
18
17
16
15
14
13
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
1
CP
AB
`A' to `B' clock input
(LOW-to-HIGH, edge-triggered)
2
S
AB
Select `A' to `B' source input
3
OE
AB
Output enable B to A input
(active LOW)
4, 5, 6, 7, 8,
9, 10, 11
A
0
to A
7
`A' data inputs/outputs
12
GND
Ground (0V)
20, 19, 18, 17,
16, 15, 14, 13
B
0
to B
7
`B' data inputs/outputs
21
OE
BA
Output enable A to B input
22
S
BA
Select `B' to `A' source input
23
CP
BA
`B' to `A' clock input
(LOW-to-HIGH, edge-triggered)
24
V
CC
Positive supply voltage
FUNCTION TABLE
INPUTS
DATA I/O *
FUNCTION
OE
AB
OE
BA
CP
AB
CP
BA
S
AB
S
BA
A
0
to A
7
B
0
to B
7
FUNCTION
L
L
H
H
H or L
H or L
X
X
X
X
input
input
isolation
store A and B data
X
H
H
H
H or L
X
L
X
X
input
input
un *
output
store A, hold B,
store A in both registers
L
L
X
L
H or L
X
X
X
L
un *
output
input
input
hold A, store B,
store B in both registers
L
L
L
L
X
X
X
H or L
X
X
L
H
output
input
real-time B data to A bus
stored B data to A bus
H
H
H
H
X
H or L
X
X
L
H
X
X
input
output
real-time A data to B bus
stored A data to B bus
H
L
H or L
H or L
H
H
output
output
stored A data to B bus and
stored B data to A bus
*
The data output functions may be enabled or disabled by
various signals at the OE
AB
and OE
BA
inputs. Data input
functions are always enabled, i.e., data at the bus inputs will
be stored on every LOW-to-HIGH transition on the clock
inputs.
un
= unspecified
H
= HIGH voltage level
L
= LOW voltage level
X
= Don't care
= LOWtoHIGH level transition
PDF 
ZIP
