ChipFind - документация

Электронный компонент: HEF4071BD

Скачать:  PDF   ZIP
DATA SHEET
Product specification
File under Integrated Circuits, IC04
January 1995
INTEGRATED CIRCUITS
HEF4071B
gates
Quadruple 2-input OR gate
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
January 1995
2
Philips Semiconductors
Product specification
Quadruple 2-input OR gate
HEF4071B
gates
DESCRIPTION
The HEF4071B is a positive logic quadruple 2-input OR
gate. The outputs are fully buffered for highest noise
immunity and pattern insensitivity of output impedance.
Fig.1 Functional diagram.
HEF4071BP(N): 14-lead DIL; plastic
(SOT27-1)
HEF4071BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)
HEF4071BT(D): 14-lead SO; plastic
(SOT108-1)
( ): Package Designator North America
Fig.2 Pinning diagram.
Fig.3 Logic diagram (one gfate).
FAMILY DATA, I
DD
LIMITS category GATES
See Family Specifications
January 1995
3
Philips Semiconductors
Product specification
Quadruple 2-input OR gate
HEF4071B
gates
AC CHARACTERISTICS
V
SS
= 0 V; T
amb
= 25
C; C
L
= 50 pF; input transition times
20 ns
V
DD
V
SYMBOL
TYP.
MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
I
n
O
n
5
55
115
ns
28 ns
+
(0,55 ns/pF) C
L
HIGH to LOW
10
t
PHL
25
50
ns
15 ns
+
(0,23 ns/pF) C
L
15
20
35
ns
12 ns
+
(0,16 ns/pF) C
L
5
45
90
ns
18 ns
+
(0,55 ns/pF) C
L
LOW to HIGH
10
t
PLH
20
45
ns
9 ns
+
(0,23 ns/pF) C
L
15
15
30
ns
7 ns
+
(0,16 ns/pF) C
L
Output transition times
5
60
120
ns
10 ns
+
(1,0 ns/pF) C
L
HIGH to LOW
10
t
THL
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L
5
60
120
ns
10 ns
+
(1,0 ns/pF) C
L
LOW to HIGH
10
t
TLH
30
60
ns
9 ns
+
(0,42 ns/pF) C
L
15
20
40
ns
6 ns
+
(0,28 ns/pF) C
L
V
DD
V
TYPICAL FORMULA FOR P (
W)
Dynamic power
5
1150 f
i
+
(f
o
C
L
)
V
DD
2
where
dissipation per
10
4800 f
i
+
(f
o
C
L
)
V
DD
2
f
i
= input freq. (MHz)
package (P)
15
19 700 f
i
+
(f
o
C
L
)
V
DD
2
f
o
= output freq. (MHz)
C
L
= load capacitance (pF)
(f
o
C
L
) = sum of outputs
V
DD
= supply voltage (V)