DATA SHEET
Product specification
File under Integrated Circuits, IC04
January 1995
INTEGRATED CIRCUITS
HEF4104B
MSI
Quadruple low to high voltage
translator with 3-state outputs
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
January 1995
2
Philips Semiconductors
Product specification
Quadruple low to high voltage translator
with 3-state outputs
HEF4104B
MSI
DESCRIPTION
The HEF4104B quadruple low voltage to high voltage
translator with 3-state outputs provides the capability of
interfacing low voltage circuits to high voltage circuits,
such as low voltage LOCMOS and TTL to high voltage
LOCMOS. It has four data inputs (I
0
to I
3
), an active HIGH
output enable input (EO), four data outputs (O
0
to O
3
) and
their complements (O
0
to O
3
).
With EO HIGH, O
0
to O
3
and O
0
to O
3
are in the low
impedance ON-state, either HIGH or LOW as determined
by I
0
to I
3
; with EO LOW, O
0
to O
3
and O
0
to O
3
are in the
high impedance OFF-state.
The device uses a common negative supply (V
SS
) and
separate positive supplies for inputs (V
DDI
) and outputs
(V
DD0
). V
DDI
must always be less than or equal to V
DDO
,
even during power turn-on and turn-off. For the
permissible operating range of V
DDI
and V
DDO
see graph
Fig.4.
Each input protection circuit is terminated between
V
DDO
and V
SS
. This allows the input signals to be driven
from any potential between V
DDO
and V
SS
, without regard
to current limiting. When driving from potentials greater
than V
DDO
or less than V
SS
, the current at each input must
be limited to 10 mA.
Fig.1 Functional diagram.
PINNING
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
HEF4104BP(N):
16-lead DIL; plastic
(SOT38-1)
HEF4104BD(F):
16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4104BT(D):
16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
I
0
to I
3
data inputs
EO
output enable input
O
0
to O
3
data outputs
O
0
to O
3
complementary data outputs
Fig.2 Pinning diagram.
PDF 
ZIP
