ChipFind - документация

Электронный компонент: TDA1546T

Скачать:  PDF   ZIP

Document Outline

DATA SHEET
Preliminary specification
File under Integrated Circuits, IC01
January 1995
INTEGRATED CIRCUITS
Philips Semiconductors
TDA1546T
Bitstream Continuous Calibration
DAC with digital sound processing
(BCC-DAC)
January 1995
2
Philips Semiconductors
Preliminary specification
Bitstream Continuous Calibration DAC with
digital sound processing (BCC-DAC)
TDA1546T
CONTENTS
1
FEATURES
1.1
Easy application
1.2
High performance
1.3
Digital sound processing features
1.3.1
Volume control features
1.3.2
Sound processing features
1.3.3
Sound monitor features
2
ORDERING INFORMATION
3
QUICK REFERENCE DATA
4
GENERAL DESCRIPTION
5
BLOCK DIAGRAM
6
PINNING
7
FUNCTIONAL DESCRIPTION
7.1
Clock generation and distribution
7.2
Power-on reset
7.3
Microprocessor interface
7.3.1
Address mode
7.3.2
Data transfer mode
7.3.3
Organization and programming of the internal
register file
7.3.3.1
Volume control register bits: BAL3 to BAL0 and
BAR3 to BAR0
7.3.3.2
Volume control register bits: VC7 to VC0 and
FT3 to FT0
7.3.3.3
Volume control register bit: MUTE
7.3.3.4
Volume control register bit: RUNFA
7.3.3.5
Sound monitor register bits: FP2 to FP0
7.3.3.6
Sound monitor register bits: OVER3 to OVER0
7.3.3.7
Sound monitor register bits: SIL3 to SIL0 and
SILT3 to SILT0
7.3.3.8
Sound monitor register bit SPOS
7.3.3.9
Sound processing register bit: DSS
7.3.3.10
Sound processing register bits: SCT3 to SCT0
7.3.3.11
Sound processing register bits: SCB3 to SCB0
7.3.3.12
Sound processing register bits: SCBB3 to
SCBB0
7.3.3.13
Sound processing register bits: DEMC1 and
DEMC0
7.3.3.14
Sound processing register bit: DSM
7.3.3.15
Miscellaneous register bits: ED3 to ED0
7.3.3.16
Miscellaneous register bits: EA2 to EA0
7.3.3.17
Miscellaneous register bits: INS1 and INS0
7.3.3.18
Miscellaneous register bits: PVIV1, PVIV0 and
PINM1, PINM0
7.3.3.19
Miscellaneous register bit: CLRM
7.3.3.20
Miscellaneous register bits: OUTS1 and
OUTS0
7.3.3.21
Miscellaneous register bit: LONLY
7.3.3.22
Miscellaneous register bits: FSO1, FSO0, TRI,
ACDT, DCDT, CLKIV, CLKON, DYC1 and
DYC0
7.4
Multiple format input interface
7.4.1
Synchronization
7.5
Normal-speed mode
7.6
Double-speed mode
7.6.1
Double-speed mode features
7.6.2
Low-power option using double-speed mode
7.7
Volume control features
7.7.1
Digital balance
7.7.2
Digital volume control with fade function
7.7.3
Digital soft-mute
7.7.4
Scaling and polarity of the digital up-sampling
filter
7.8
Sound processing related features
7.8.1
De-emphasis filter
7.8.2
Treble
7.8.3
Bass
7.8.4
Bass boost
7.8.5
Digital dynamic bass boost, digital loudness
and other dynamic applications of tone control
7.8.6
Digital speaker system mode
7.9
Sound monitor block
7.9.1
Spectrum analyzer
7.9.2
dB converter
7.9.3
Peak detection
7.9.4
Silence detection
7.9.5
Overload detection
7.9.6
Versatile outputs
7.10
Noise shaper
7.11
Continuous calibration digital-to-analog
converter
7.12
Operational amplifiers
7.13
Internal reference circuitry
8
LIMITING VALUES
9
THERMAL CHARACTERISTICS
10
QUALITY SPECIFICATION
11
CHARACTERISTICS
12
ANALOG CHARACTERISTICS
January 1995
3
Philips Semiconductors
Preliminary specification
Bitstream Continuous Calibration DAC with
digital sound processing (BCC-DAC)
TDA1546T
13
APPLICATION INFORMATION
13.1
Digital filter characteristics (theoretical values)
13.2
Example application circuit
14
PACKAGE OUTLINE
15
SOLDERING
15.1
Plastic small-outline packages
15.1.1
By wave
15.1.2
By solder paste reflow
15.1.3
Repairing soldered joints (by hand-held
soldering iron or pulse-heated solder tool)
16
DEFINITIONS
17
LIFE SUPPORT APPLICATIONS
18
PURCHASE OF PHILIPS I
2
C COMPONENTS
January 1995
4
Philips Semiconductors
Preliminary specification
Bitstream Continuous Calibration DAC with
digital sound processing (BCC-DAC)
TDA1546T
1
FEATURES
1.1
Easy application
Voltage output 1.5 V (RMS)
Operational amplifiers and cascaded 4-stage digital FIR
filter integrated
Master and slave mode clock system with selectable
system clock (f
sys
) 256f
s
or 384f
s
I
2
S-bus serial input format or Japanese 16, 18 or 20 bits
serial input mode
All features are accessible under remote control
Simple 3-line serial microcontroller command interface
Power-on reset
28 lead small outline package.
1.2
High performance
Superior signal-to-noise ratio
Low total harmonic distortion
Wide dynamic range
No zero crossing distortion
Continuous calibration digital-to-analog conversion
combined with noise shaping techniques
Second-order noise shaper
128 times oversampling in normal-speed mode
64 times oversampling in double-speed mode.
1.3
Digital sound processing features
1.3.1
V
OLUME CONTROL FEATURES
Smoothed transitions before and after digital mute (soft
mute)
Fade function: duration-programmable (6 ms to 22.4 s
at 44.1 kHz) digital volume control (attenuation as well
as gain): +6 dB to
-
90 dB in steps of 0.375 dB with
automatic soft mute
Digital balance: 0 dB to
-
22.5 dB in steps of
-
1.5 dB
(maximum overall attenuation combined with volume
control:
-
90 dB)
1.3.2
S
OUND PROCESSING FEATURES
Digital de-emphasis filter for three sample rates (32 kHz,
44.1 kHz or 48 kHz)
Digital treble:
-
10.5 dB to +12 dB at 20 kHz; 16 steps
spaced at 1.5 dB
Digital bass:
-
9 dB to +13.5 dB at 20 Hz; 16 steps
spaced at 1.5 dB
Distortion-free digital dynamic bass boost: 0 dB to
+37 dB at 10 Hz; 15 steps spaced at 2 dB
Can be used for loudness or dynamic digital bass boost
Double-speed mode (e.g. for high-speed dubbing)
Pseudo double-speed mode (for power saving
application)
Digital speaker system mode including digital crossover
filter.
1.3.3
S
OUND MONITOR FEATURES
Spectrum analyzer for seven different frequency ranges
Digital silence detection. Level (
-
48 dB to
dB, in steps
of 3 dB) and duration (200 ms to 3.2 s, in steps of
200 ms at 44.1 kHz) programmable. Output via versatile
pins.
Peak level detection and readout to microcontroller
(dB linear, 0 dB to
-
90 dB in steps of 1.5 dB)
Digital overload detection. Level-programmable (dB
linear,
-
1.5 dB to
-
46.5 dB, in steps of 3 dB). Output via
versatile pins.
Digital spectrum analyzer by combination of peak
detection and 7-band selective filter
Optional combination spectrum analyzer and overload
detection for frequency-dependent overload detection.
2
ORDERING INFORMATION
TYPE
NUMBER
PACKAGE
NAME
DESCRIPTION
VERSION
TDA1546T
SO28
plastic small outline package; 28 leads; body width 7.5 mm
SOT136-1
January 1995
5
Philips Semiconductors
Preliminary specification
Bitstream Continuous Calibration DAC with
digital sound processing (BCC-DAC)
TDA1546T
3
QUICK REFERENCE DATA
Notes
1. All V
DD
and V
SS
pins must be connected to the same supply or ground respectively.
2. Measured at input code 00000H and V
DD
= 5 V.
SYMBOLS
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
DD
supply voltage
note 1
3.8
5.0
5.5
V
I
DDD
digital supply current
note 2
-
40
-
mA
I
DDA
analog supply current
note 2
-
5.5
-
mA
I
DDO
operational amplifier
supply current
note 2
-
6.5
-
mA
I
DDX
clock circuitry supply
current
note 2
-
1
-
mA
V
FS(rms)
full-scale output voltage
(RMS value)
V
DD
= 5 V
1.425
1.5
1.575
V
(THD+N)/S
total harmonic distortion
plus noise-to-signal ratio
at 0 dB signal level
-
-
88
-
81
dB
-
0.004
0.009
%
at
-
60 dB signal level;
A-weighted
-
-
44
-
40
dB
S/N
signal-to-noise ratio at
bipolar zero
A-weighted; at code
00000H
100
108
-
dB
t
dg
group delay
f
s
= sample rate;
normal-speed
-
-
s
BR
input bit rate at data input
f
s
= 48 kHz;
normal-speed
-
-
3.072
Ms
-
1
f
s
= 48 kHz;
double-speed
-
-
6.144
Ms
-
1
f
sys
system clock frequency
6.4
-
18.432
MHz
TC
FS
full-scale temperature
coefficient at analog
outputs (V
OL
and V
OR
)
-
100
10
-
6
-
T
amb
operating ambient
temperature
-
20
-
+70
C
24
f
s
------