ChipFind - документация

Электронный компонент: PM5307

Скачать:  PDF   ZIP

Document Outline

PM5307
Advance
9.953 Gbit/s Telecom Bus Serializer
TBS-9953
PMC-2001266 (A2)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
Copyright PMC-Sierra, Inc. 2001.
FEATURES
The PM5307 TBS-9953 switches
timeslots (down to an STS-1 granularity)
from/to the line side interface to/from a
system side working (W), protection (P),
and optionally an auxiliary (A) interface.
4 sets of 16 port serial links:
2 sets of 16 x 777.6 Mbit/s links
(8B/10B encoded Serial
TelecomBus).
2 set of configurable 16 x 777.6
Mbit/s or 16 x 2.488 Gbit/s
(SONET/SDH scrambled).
Typical applications (line to system
interfaces):
16 x 777.6 Mbit/s to 3 x 16 x 777.6
Mbit/s (W,P,A)
16 x 777.6 Mbit/s to 4x4x2.488
Gbit/s (W,P,A1,A2)
2 x (16 x 777.6) Mbit/s to
2 x (2 x 4 x 2.488) Gbit/s (W, P) -
Dual TBS
4 x 2.488 Gbit/s to 3 x 4 x 2.488
Gbit/s (W,P,A)
Supports redundant working/protection
time-space-time switch fabrics,
including the PM5372 TSE and
PM5374 TSE-160 devices.
Supports STS-192c/STM-64c, STS-
48c/STM-16c, STS-12c/STM-4c, and
STS-3c/STM-1c traffic on the interface.
Supports through-traffic, drop-traffic
and protection switching in UPSR,
2-fiber BLSR and 4-fiber BLSR
applications.
Provides per link concatenated
SONET PRBS generation/ monitoring
for outgoing/ incoming LVDS data link
for off-line link verification. 777.6 Mbit/s
links can carry an STS-12c PRBS
stream. 2.488 Gbit/s links can carry an
STS-48c PRBS stream.
Option to perform in-service link
verification by checking and/or
overwriting the Z2 byte of each
constituent STS-1/STM-0 frame with a
unique software programmable byte
and its complement.
Provides pins to coordinate updating of
the connection map of the time-slot
interchange blocks in the local device,
peer PM5307 TBS-9953 devices, and
companion PM5374 TSE-160 or
PM5372 TSE devices.
Provides two independent time
domains for frame alignment
purposes. The time domains for each
link interface are selectable through
the software interface.
Driven by a 155.52 MHz reference
clock.
Implemented in 1.8 V core and 3.3 V
I/O, 0.18 m CMOS and packaged in a
1152 ball FCBGA.
Provides a standard IEEE 1149.1
JTAG port.
Clock
Synthesis
Unit Interface
(CSUI)
D
[
1
5:
0]
IN
T
B
A [
15:
0]
RS
T
B
ALE
CS
B
WD
B
RD
B
Microprocessor
Interface
JTAG
TR
STB
TM
S
TD
I
TCK
TD
O
Cross-
Bar
Space
Switch
Element
(SSWE)
Clock
Synthesis
Unit (CSU)
RP[1]
RN[1]
Transmit LVDS
(TXLV) #1
Serializer
(PISO) #1
Tx Data
Scrambler/
Encoder (TSEC)
#1
Tx Time Slot
Interchange
(TTSI) #1
Rx Time Slot
Interchange
(RTSI) #1
Rx SONET
Data Framer
(RSEF) #1
Data Recovery
Unit (DRU) #1
Receive LVDS
(RXLV) #1
TP[1]
TN[1]
RP[2]
RN[2]
Transmit LVDS
(TXLV) #2
Serializer
(PISO) #2
Tx Data
Scrambler/
Encoder (TSEC)
#2
Tx Time Slot
Interchange
(TTSI) #2
Rx Time Slot
Interchange
(RTSI) #2
Rx SONET
Data Framer
(RSEF) #2
Data Recovery
Unit (DRU) #2
Receive LVDS
(RXLV) #2
TP[2]
TN[2]
RP[65]
RN[65]
Transmit LVDS
(TXLV) #65
Serializer
(PISO) #65
Tx Data
Scrambler/
Encoder (TSEC)
#65
Tx Time Slot
Interchange
(TTSI) #65
Rx Time Slot
Interchange
(RTSI) #65
Rx SONET
Data Framer
(RSEF) #65
Data Recovery
Unit (DRU) #65
Receive LVDS
(RXLV) #65
TP[65]
TN[65]
Clock
Synthesis
Unit (CSU)
Clock
Synthesis
Unit (CSU)
Clock
Synthesis
Unit (CSU)
RJ
OFP
CM
P_
A
S
YSC
L
K
O
SYS
CL
K
CM
P_
B
R
W
S
E
L_A
R
W
S
E
L_B
TJ
0
F
P
1
TJ
0
F
P
2
TJ
0
F
P
3
TJ
0
F
P
4
RE
FC
L
K
1
N
R
E
FC
LK
1P
R
E
FC
LK
2N
R
E
FC
LK
2P
PRBS Monitor
(PIPM) #65
PRBS Monitor
(PIPM) #2
PRBS Monitor
(PIPM) #1
RE
FC
L
K
3
N
R
E
FC
LK
3P
R
E
FC
LK
4N
R
E
FC
LK
4P
BLOCK DIAGRAM
Head Office:
PMC-Sierra, Inc.
#105 - 8555 Baxter Place
Burnaby, B.C. V5A 4V7
Canada
Tel: 604.415.6000
Fax: 604.415.6200
9.953 Gbit/s Telecom Bus Serializer
To order documentation,
send email to:
document@pmc-sierra.com
or contact the head office,
Attn: Document Coordinator
All product documentation is available
on our web site at:
http://www.pmc-sierra.com
For corporate information,
send email to:
info@pmc-sierra.com
PMC-2001266 (A2)
Copyright PMC-Sierra,
Inc. 2001. All rights reserved.
S/UNI is a registered
trademark of PMC-Sierra,
Inc. SPECTRA and CHESS
are trademarks of PMC-
Sierra, Inc.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
Advance
PM5307 TBS-9953
APPLICATIONS
Optical cross connects.
Multi-service provisioning platforms.
SONET/SDH Add/Drop Multiplexers.
SONET/SDH Digital Cross connects.
Serial TelecomBus backplane driver.
TYPICAL APPLICATIONS
MULTI-SERVICE SWITCH (WITH 2.488 GBIT/S SERIAL TELECOMBUS BACKPLANE)
STS-192
PM5310
SPECTRA-9953
PM5307
TBS-9953
ATM or
IP Layer
PM5379
S/UNI-MACH48
4 x 777.6 MHz
TelecomBus
16 x 777.6 MHz
TelecomBus
PM5310
SPECTRA-9953
PM5307
TBS-9953
4 x 777.6 MHz
TelecomBus
STS-192
16 x 777.6 MHz
TelecomBus
OC-192 MULTI-SERVICE ADD/DROP MULTIPLEXER
PM5307
TBS-9953
#33
PM7390
S/UNI-MACH-48
#1
PM5307
TBS-9953
#1
PM5317
SPECTRA-9953
#1
PM5307
TBS-9953
#2

PM5374
TSE-160
Working #2
PM5374
TSE-160
Protected #2
PM5374
TSE-160
Working #1
PM5374
TSE-160
Protected #1
PM5374
TSE-160
Working #4
PM5374
TSE-160
Protected #4
PM5307
TBS-9953
#32




PM5307
TBS-9953
#34
PM5390
S/UNI-9953
#2
PM5307
TBS-9953
#64
PM5390
S/UNI-9953
#32
SONET Side
Working and Protect
640 G PM5374 TSE-160 Fabric
2.488 Gbit/s
Serial
Backplane
2.488 Gbit/s
Serial
Backplane
2.488 Gbit/s
Serial
Backplane
2.488 Gbit/s
Serial
Backplane
2.488 Gbit/s
Serial
Backplane
2.488 Gbit/s
Serial
Backplane
Packets/Cells
STS-48c or
Smaller
Channelization
Packets/Cells
STS-192c or 4
x STS-48c
Packets/Cells
STS-192c or
4 x STS-48c
STS-192
4 x STS-48
STS-192
Packet/Cell Side
ADM Function
PM5317
SPECTRA-9953
#2
PM5317
SPECTRA-9953
#32
1
2
32
1
2
32