PM5316
PMC-Sierra,Inc.
Quad Channel 155 Mbit/s SONET/SDH Framer and Aligner
SPECTRA-4x155
PMC-2000327 (R2)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
Copyright PMC-Sierra, Inc. 2001
FEATURES
Monolithic four channel SONET/SDH
Payload Extractor/Aligner for use in
STS-3 (STM-1/AU-3) or STS-3c (STM-
1/AU-4) interface applications,
operating at serial interface speeds of
155.52 Mbit/s.
Provides integrated clock recovery and
clock synthesis to allow direct interface
to optical modules.
Each channel provides termination for
SONET Section and Line, SDH
Regenerator Section and Multiplexer
Section transport overhead, and path
overhead of three STS-1 (STM-0/AU-
3) paths or a single STS-3c (STM-
1/AU-4) path.
Each channel maps three STS-1
(STM-0/AU-3) payloads or a single
STS-3c (STM-1/AU-4) payload to
system timing reference,
accommodating plesiosynchronous
timing offsets between the references
through pointer processing.
The entire SONET/SDH transport and
path overheads are extracted to and
inserted from dedicated pins.
Frames to the SONET/SDH receive
stream and inserts framing bytes and
STS identification into the transmit
stream and processes or inserts the
transport overhead.
Interprets or generates the STS (AU)
pointer bytes (H1, H2, H3), extracts or
inserts the synchronous payload
envelope(s) and processes or inserts
the path overhead.
Supports Automatic Protection
Switching (APS):
Ring control port communication of
path REI and path RDI alarms;
Filters the APS channel (K1,K2)
bytes into internal registers; inserts
the APS channel into the transmit
stream.
Provides Time Slot Interchange (TSI)
function at the ADD and DROP
TelecomBus Interfaces for grooming
twelve STS-1 (STM-0/AU-3) paths.
Supports line loopback from the line
side receive stream to the transmit
stream and diagnostic loopback from
an ADD TelecomBus interface to a
DROP TelecomBus interface.
Provides a standard five signal
P1149.1 JTAG test port for boundary
scan board test purposes.
Provides a generic 8-bit
microprocessor bus interface for
configuration, control, and status
monitoring.
Low power 3.3 V CMOS with TTL
compatible digital inputs and
CMOS/TTL digital outputs.
Industrial temperature range (-40C to
+85C).
520 pin Super BGA package.
Supports clock recovery bypass for
use in applications where external
clock recovery is desired.
Complies with Bellcore GR-253-CORE
jitter tolerance, jitter transfer, and
intrinsic jitter criteria.
8-bit x 77.76 Mbit/s
TelecomBus
OR
4 x 8-bit x 19.44
Mbit/s TelecomBus
Receive
Path
Overhead
Tx Timeslot
Interchange
Tx
TelecomBus
System
Interface
8-bit x 77.76 Mbit/s
TelecomBus
OR
4 x 8-bit x 19.44
Mbit/s TelecomBus
Clock
Synthesis
Path Processing Slice x 12
Rx Timeslot
Interchange
Rx
TelecomBus
System
Interface
Tx Pointer
Interpreter
(STS/
AU-TU3)
Tx
Telecom
Aligner
Add Bus
PRBS
Generator/
Monitor
Tx Path
O/H
Processor
Transmit Path Processing Slice
Transmit
Transport
O/H
4 x Serial
155.52 Mbit/s
Tx Path O/H
Controller
Control and
Status
Information
Path
Trace
Buffer
Rx
Telecom
Aligner
Drop Bus
PRBS
Generator/
Monitor
Rx Path
O/H
Processor
Receive Path Processing Slice
PMON
Rx Path O/H
Controller
Transmit
Path
Overhead
Control
and Status
Information
Receive O/H
Clock, Frame
Pulse, Receive
Transport
Overhead
JTAG Test
Access Port
Test Data
8-bit
Microprocessor
Bus
Microprocessor Interface
DPAIS and
TPAIS
Path AIS
Signals
Tx Line
Interface
Tx Section
OH
Processor
Tx Re-
Mulitplexer
Tx Ring
Control
Port
Tx Transport
Overhead
Controller
Tx Line OH
Processor
Channel Line
Side Top x 4
Rx Line
Interface
Clock and
Data
Recovery
Rx APS Syn-
chronization
Extractor and
Bit Error
Monitor
Section
Trace Buffer
Rx Section
OH
Processor
Rx Transport
Overhead
Controller
WAN Syn-
chronization
Controller
Rx Line OH
Processor
Rx Ring
Control
Port
4 x Serial
155.52 Mbit/s
Rx De-
Mulitplexer
BLOCK DIAGRAM
Head Office:
PMC-Sierra, Inc.
#105 - 8555 Baxter Place
Burnaby, B.C. V5A 4V7
Canada
Tel: 604.415.6000
Fax: 604.415.6200
Quad Channel 155 Mbit/s SONET/SDH Framer and Aligner
To order documentation,
send email to:
document@pmc-sierra.com
or contact the head office,
Attn: Document Coordinator
All product documentation is available
on our web site at:
http://www.pmc-sierra.com
For corporate information,
send email to:
info@pmc-sierra.com
PMC-2000327 (R2)
Copyright PMC-Sierra,
Inc. 2001. SPECTRA is a
trademark of PMC-Sierra,
Inc. All rights reserved.
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PM5316 SPECTRA-4x155
APPLICATIONS
Channelized STS-3/STM-1 Interfaces
for:
Optical Cross Connects;
Digital Cross Connects;
Router and Switch Line Cards;
ADM Aggregate Cards for TDM and
Multi-service applications;
Terminal Multiplexers.
PM5316
SPECTRA-4x155
To VT/TU
Cross-Connect
or Tributary
Cards
Drop
Add
ACK
AD[31:0], ADP[4:1]
APL[4:1]
AJ0J1[4:1]
8-bit x 77.76
Mbit/s
DD[31:0], DDP[4:1]
ID[7:0], IDP
DCK
SCLK
DPL[4:1]
IPL
DJ0J1[4:1]
IC1J1
OD[7:0], ODP
OTV5
TPOH
OTPL
PM5363
TUPP+622
Optical
Transceiver
155.52 Mbit/s
Optical
Interface
RXD1+/-
SD1
Optical
Transceiver
155.52 Mbit/s
Optical
Interface
RXD2+/-
SD2
TXD2+/-
Optical
Transceiver
155.52 Mbit/s
Optical
Interface
RXD3+/-
SD3
TXD3+/-
Optical
Transceiver
155.52 Mbit/s
Optical
Interface
RXD4+/-
SD4
TXD4+/-
TXD1+/-
TYPICAL APPLICATIONS
STS-3/STM-0 APPLICATION WITH VT/TU POINTER PROCESSING/ALIGNMENT
PM5316
SPECTRA-4x155
TXD1+/-
To a
Datalink
Layer
Device
155.52 Mbit/s
Optical
Interface
RXD1+/-
SD1
155.52 Mbit/s
Optical
Interface
RXD2+/-
SD2
TXD2+/-
155.52 Mbit/s
Optical
Interface
RXD3+/-
SD3
TXD3+/-
155.52 Mbit/s
Optical
Interface
RXD4+/-
SD4
TXD4+/-
ACK
AD[31:0], ADP[4:1]
APL[4:1]
AJ0J1[4:1]
DD[31:0], DDP[4:1]
DJ0J1[4:1]
DCK
DPL[4:1]
DFP
PM7390
S/UNI-MACH48
x4
POS-PHY
Level 3/
UTOPIA
Level 3
Optical
Transceiver
Optical
Transceiver
Optical
Transceiver
Optical
Transceiver
16 X STS-3/STM-0 APPLICATION WITH POS/ATM PROCESSING
PDF 
ZIP