ChipFind - документация

Электронный компонент: PM6341-RI

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PM6341
E1XC
E1 FRAMER/TRANSCEIVER
DATA SHEET
ISSUE 8: JUNE 1998
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
PUBLIC REVISION HISTORY
Issue
No.
Issue
Date
Details of Change
8
June
1998
Data Sheet Reformatted -- No
Change in Technical Content.
Generated R8 data sheet from
PMC-901204, R10
7
February
1996
Update to rev 9 of Eng Doc
6
June
1995
Update to rev 6 of Eng Doc
5
4
3
2
1
Creation of Document
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
i
CONTENTS
1
FEATURES ............................................................................................... 1
2
APPLICATIONS ........................................................................................ 4
3
REFERENCES ......................................................................................... 5
4
APPLICATION EXAMPLES ...................................................................... 7
5
BLOCK DIAGRAM.................................................................................. 10
6
DESCRIPTION ....................................................................................... 11
7
PIN DIAGRAM ........................................................................................ 13
8
PIN DESCRIPTION ................................................................................ 15
9
FUNCTIONAL DESCRIPTION ............................................................... 40
9.1
DIGITAL RECEIVE INTERFACE (DRIF) ...................................... 40
9.2
ANALOG PULSE SLICER (RSLC) .............................................. 40
1.3
CLOCK AND DATA RECOVERY (CDRC) .................................... 42
1.4
FRAMER (FRMR) ........................................................................ 44
1.4.1 FRAME FIND .................................................................... 45
1.4.2 CRC FRAME FIND............................................................ 48
1.4.3 CRC CHECK AND AIS DETECTION ................................ 49
1.1.4 SIGNALLING FRAME FIND.............................................. 49
1.1.5 ALARM INTEGRATION..................................................... 50
1.5
PERFORMANCE MONITOR COUNTERS (PMON) .................... 51
1.6
HDLC RECEIVER (RFDL) ........................................................... 51
1.7
ELASTIC STORE (ELST) ............................................................ 52
1.8
SIGNALLING EXTRACTOR (SIGX)............................................. 52
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
ii
1.9
BACKPLANE RECEIVE INTERFACE (BRIF) .............................. 53
1.10
TRANSMITTER (TRAN) .............................................................. 53
1.11
TRANSMIT PER-CHANNEL SERIAL CONTROLLER (TPSC) .... 54
1.12
HDLC TRANSMITTER (XFDL) .................................................... 54
1.13
DIGITAL JITTER ATTENUATOR (DJAT)....................................... 55
1.14
TIMING OPTIONS (TOPS) .......................................................... 59
1.15
DIGITAL DS-1 TRANSMIT INTERFACE (DTIF) ........................... 60
1.16
ANALOG PULSE GENERATOR (XPLS)...................................... 60
1.17
BACKPLANE TRANSMIT INTERFACE (BTIF) ............................ 62
1.18
MICROPROCESSOR INTERFACE (MPIF) ................................. 62
10
REGISTER DESCRIPTION.................................................................... 63
11
NORMAL MODE REGISTER DESCRIPTION........................................ 66
11.1
INTERNAL REGISTERS ............................................................. 67
1.1.1 REGISTERS 49-4FH: LATCHING PERFORMANCE DATA
........................................................................................ 177
12
TEST FEATURES DESCRIPTION ....................................................... 187
12.1
INTERNAL REGISTERS ........................................................... 190
12.2
TEST MODE 0 ........................................................................... 191
13
TIMING DIAGRAMS ............................................................................. 193
14
OPERATIONS....................................................................................... 198
14.1
CONFIGURING THE E1XC FROM RESET............................... 198
14.2
USING THE INTERNAL FDL TRANSMITTER ........................... 199
14.3
USING THE INTERNAL FDL RECEIVER.................................. 201
14.3.1 KEY USED ON SUBSEQUENT DIAGRAMS: ................. 205
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS' INTERNAL USE
iii
14.4
USING THE LOOPBACK MODES ............................................. 208
14.4.1 PAYLOAD LOOPBACK ................................................... 209
14.4.2 LINE LOOPBACK............................................................ 209
14.4.3 DIAGNOSTIC DIGITAL LOOPBACK ............................... 210
14.4.4 DIAGNOSTIC METALLIC LOOPBACK ........................... 211
14.5
USING THE PER-CHANNEL SERIAL CONTROLLERS ........... 212
14.5.1 INITIALIZATION .............................................................. 212
14.5.2 DIRECT ACCESS MODE ............................................... 212
14.5.3 INDIRECT ACCESS MODE ............................................ 213
14.6
INTERFACING TO THE ANALOG PULSE SLICER ................... 213
1.7
ALTERNATIVE LONGITUDINALLY BALANCED RECEIVE
INTERFACE ............................................................................... 218
1.8
PROGRAMMING THE XPLS WAVEFORM TEMPLATE ............ 221
1.9
CODE REGISTER PROGRAMMING SEQUENCE FOR CUSTOM
WAVEFORMS ............................................................................ 224
1.10
USING THE DIGITAL JITTER ATTENUATOR............................ 224
1.10.1 DEFAULT APPLICATION................................................. 224
1.10.2 DATA BURST APPLICATION .......................................... 225
1.10.3 ELASTIC STORE APPLICATION.................................... 225
1.10.4 ALTERNATE TCLKO REFERENCE AP