ChipFind - документация

Электронный компонент: LF10Q1

Скачать:  PDF   ZIP
Delay Tolerance + 1.5 ns or 5%, whichever is greater.
Measured from 50% to 50%.
Contact factory for pinouts and tolerances.
Contact factory for tolerances.
Maximum package height is 0.200 in.
Passive Delay Lines
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com
T EC HNIT ROL
PA RT N O.
Total
Delay
(ns )
Tap
Delay
(ns )
Rise
Tim e
(ns-Max.)
Im pedance
( Ohms )
+ 10%
DC R
(Ohm s
M ax.)
LF10D1
10
1.0
2.2
100
1.0
LF10E1
12.5
1.2
2.5
100
1.0
LF10F1
20
2.0
4.0.
100
1.5
LF10G1
35
2.5
5.0
100
1.5
LF10K1
50
5.0
10.0
100
2.5
LF10M1
100
10.0
20.0
100
5.0
LF10Q1
200
20.0
40.0
100
11.5
MODEL LF10 10-TAP PASSIVE DELAY LINE (DIP)
1
1
1
2
3
3
2
3
1
Notes
n
Pin numbers shown are for reference only
and are not necessarily marked on unit.
n
Lead material is electro tin plated
(alloy 42) or solder dipped.
n
All specifications are subject to change
without notice.
n
5 to 500 ns delays available.
n
Temperature coefficient: 100 ppm/oC maximum.
n
Typical distortion: + 10% maximum (preshoot and overshoot only).
n
Standard impedance 100 ohms. Also available with 50 ohms, 200 ohms,
and other impedances.
n
Insultation resistance: 10k meg. ohms minimum at 50 Vdc.
n
Military temperature range -55 to +125oC.
n
Minimum input pulse width equal to 2.5 x output rise time.
Note -- Models available with delays of less than 1 ns are described
in product sheet entitled "Pico-Second Delay Lines."
Note -- For delay lines qualified to MIL-D-83531, request product sheet
entitled "QPL Passive Delay Lines."
LF SERIES
DIP PACKAGES
SCHEMATIC
MECHANICAL OUTLINE