Datasheet
Copyright 1999 V3 Semiconductor Inc.
V320USC B1 Datasheet Rev 1.02 DS-UC01-0102
1
V3 Semiconductor Corp.
2348G Walsh Avenue
Santa Clara, CA 95051
Phone (408) 988-1050, Fax (408) 988-2601
Toll Free (800) 488-8410 (US and Canada)
http://www.vcubed.com
Glueless interface between popular MIPSTM and
SuperHTM processors and the standard 32-bit PCI bus
Fully compliant with PCI 2.2 specification
Configurable for primary master, bus master, or target
operation
SDRAM controller with support for Enhanced SDRAM
Up to 1 Kbyte burst access to (E)SDRAM from PCI,
32 bytes from local processor (MIPS mode)
640 bytes of on-chip FIFO storage with
Dynamic
Bandwidth Allocation
TM
architecture
On-the-fly byte order (endian) conversion
I
2
O ReadyTM ATU and messaging unit
Programmable chip select / peripheral device
strobe generation
Hot Swap Ready (PICMGTM Hot Swap Specification 2.1)
Implementation of PCI Bus Power Management Interface
Specification Version 1.0
3.3V operation with 5V tolerant inputs
208-pin PQFP package
Up to 75 MHz local bus clock with separate
asynchronous PCI clock up to 50 MHz
Two 32-bit timers
Initialization through local processor, PCI or serial
EEPROM
Typical Application
V320USC Universal System Controller
PCI System Controller for 32-Bit MIPSTM and SuperHTM System Interface
DS-UC01-0102.fm Page 1 Wednesday, June 30, 1999 7:30 PM
2
V320USC B1 Datasheet Rev 1.02 DS-UC01-0102
Copyright 1999 V3 Semiconductor Inc.
V320USC Datasheet
Introduction
1.0 Introduction
The V320USC Universal System Controller simplifies the design of systems based on MIPS and SuperH microprocessors
by replacing many lower integration support components with a single, high-integration device. This saves design time,
board area, and manufacturing cost.
The I
2
O Ready V320USC from V3 Semiconductor is a high performance PCI bridge with integrated SDRAM controller for
MIPS processors operating at up to 75 MHz bus speed. It features address translation capabilities and large on-chip
buffers. A separate peripheral bus provides low latency access to SDRAM. The peripheral controller on the V320USC also
performs address decoding and chip-select strobes generation for SRAM, PROM and other slow peripherals.
The integrated SDRAM Controller connects the processor as well as the PCI bus through on-chip FIFOs to SDRAM arrays
of up to 1 Gbytes in size. The fully programmable SDRAM controller also supports the use of Enhanced SDRAM to achieve
even greater performance. Burst accesses of up to 1 Kbytes from PCI and 32 bytes from the MIPS
processor are
supported.
The two general purpose 32-bit timers can be individually configured as a pulse width modulator, or used in other modes
such as retriggerable or one-shot. The bus watch timer (MIPS mode) prevents system hangs during accesses to
undecoded regions. Interrupts for a real time OS can be easily generated by the system heartbeat timer. A watchdog timer
is also provided for graceful recovery from catastrophic program failures. Interrupt requests for all on-chip peripherals are
managed by the Interrupt Control Unit. Additionally, off-chip interrupts can be routed to the Interrupt Control Unit.
The V320USC is packaged in a low-cost 208-pin EIJA Plastic Quad Flat Pack (PQFP), and is available in 75 MHz speed
grade (MIPS mode), 66 MHz (SH mode).
This document contains the product codes, pinout, package mechanical information, DC characteristics, and AC
characteristics for the V320USC. Detailed functional information is contained in the User's Manual.
1.1
Listing of Figures
Figure 1: Pinout for 208-pin EIAJ PQFP in MIPS Mode (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 2: Pinout for 208-pin EIAJ PQFP in SH3/4 Mode (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 3: 208-pin EIAJ PQFP mechanical details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 4: Clock and Synchronous Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 5: ALE Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 6: Serial EEPROM Waveforms and Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
1.2
Listing of Tables
Table 1: Product Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Table 2: Pin Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Table 3: Signal Description--PCI Bus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Table 4: Signal Description--Local Bus Interface, MIPSTM Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Table 5: Signal Description--Local Bus Interface, SH3/4 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Table 6: Signal Description--DRAM and Peripheral Bus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Table 7: Signal Description--Mode and Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 8: Signal Description--Power and Ground Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 9: Signal Description--Power and Ground Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 10: Pin Assignments for MIPSTM Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
DS-UC01-0102.fm Page 2 Wednesday, June 30, 1999 7:30 PM
V320USC Datasheet
Product Code
Copyright 1999 V3 Semiconductor Inc.
V320USC B1 Datasheet Rev 1.02 DS-UC01-0102
3
Table 11: Pin Assignments for SH3/4 Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Table 12: Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Table 13: Guaranteed Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 14: DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 15: PCI Bus Signals DC Operating Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 16: Local Bus/M Bus Signals DC Operating Specifications (VCC = 3.3V+ 0.3V) . . . . . . . . . . 17
Table 17: PCI Bus Signals AC Operating Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Table 18: Local and M Bus AC Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 19: M Bus AC Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 20: Capacitive Derating for Output and I/O Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 21: Local Bus/M-Bus Timing Parameters for Vcc =3.3 Volts +/- 5% . . . . . . . . . . . . . . . . . . . . 19
Table 22: PCI Bus Timing Parameters for Vcc = 3.3 Volts +/- 10% . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Table 23: Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
V3 Semiconductor retains the rights to change documentation, specifications, or
device functionality at any time without notice. Please verify that you have the latest copy
of all documents before finalizing a design.
2.0 Product Code
3.0 Pin Description
Table 2
lists the pin types found on the V320USC.
Table 1: Product Code
Product Code
Processors
Package
Frequency
V320USC-75 REV B1
MIPS (32-bit bus), SH3,
SH4 (32-bit bus)
208-pin EIAJ PQFP
75MHz
(66 MHz SH)
Table 2: Pin Types
Pin Type
Description
PCI I
PCI input only pin.
PCI O
PCI output only pin.
PCI I/O
PCI tri-state I/O pin.
PCI I/OD
PCI input with open drain output.
DS-UC01-0102.fm Page 3 Wednesday, June 30, 1999 7:30 PM
4
V320USC B1 Datasheet Rev 1.02 DS-UC01-0102
Copyright 1999 V3 Semiconductor Inc.
V320USC Datasheet
Pin Description
3.1
Signal Description
The following tables describe the function of each pin on the V320USC.
I/O
2
,
I/O
8
,
I/O
12
TTL I/O pins with 2/8/12 mA drive
I
TTL input only pin.
O
2
,
O
8
,
O
12
TTL output pins with 2/8/12 mA drive
Table 3: Signal Description--PCI Bus Interface
Signal
Type
R
a
Description
AD[31:0]
PCI I/O
Z
Address and data, multiplexed on the same pins.
C/BE[3:0]
PCI I/O
Z
Bus Command and Byte Enables, multiplexed on the same pins.
PAR
PCI I/O
Z
Parity represents even parity across AD[31:0] and C/BE[3:0].
FRAME
PCI I/O
Z
Cycle Frame indicates the beginning and burst length of an
access.
IRDY
PCI I/O
Z
Initiator Ready indicates the initiating agent's (bus master's) ability
to complete the current data phase of the transaction.
TRDY
PCI I/O
Z
Target Ready indicates the target agent's (selected device's)
ability to complete the current data phase of the transaction.
STOP
PCI I/O
Z
Stop indicates the current target is requesting the master to stop
the current transaction (retry or disconnect).
DEVSEL
PCI I/O
Z
Device Select, when actively driven by a target, indicates the
driving device has decoded its address as the target of the current
access. As an input to the initiator, DEVSEL indicates whether
any device on the bus has been selected.
IDSEL
PCI I
Initialization Device Select is used as a chip select during
configuration read and write transactions. It must be driven high in
order to access the chip's internal configuration space.
PERR
PCI I/O
Z
Parity Error is used to report data parity errors during all PCI
transactions except a Special Cycle.
Table 2: Pin Types
Pin Type
Description
DS-UC01-0102.fm Page 4 Wednesday, June 30, 1999 7:30 PM
V320USC Datasheet
Pin Description
Copyright 1999 V3 Semiconductor Inc.
V320USC B1 Datasheet Rev 1.02 DS-UC01-0102
5
SERR
PCI I/OD
Z
System Error is used to report address parity errors, data parity
errors on the Special Cycle command, or any other system error
where the result will be catastrophic.
REQ
PCI O
Z
Request indicates to the arbiter that this agent requests use of the
bus.
GNT
PCI I
Grant indicates to the agent that access to the bus has been
granted.
PCLK
PCI I
PCLK provides timing for all transactions on the PCI bus.
a.
R
indicates state during reset.
Table 4: Signal Description--Local Bus Interface, MIPSTM Mode
Signal
Type
R
Description
SYSAD[31:0]
I/O
Z
System Address / Data (multiplexed)
SYSCMD[8:0]
I/O
Z
System Command / data identifier. When MODE0 = `0',
SYSCMD[8:5] should be pulled high.
VALIDIN
O
8
Z
Valid command or data from external agent. This signal should
have an external pull-up resistor.
VALIDOUT
I
Valid command or data from MIPSTM
RELEASE
I
Release the system interface to slave state
WRRDY
O
8
Z
Write Ready: this signal should have an external pull-up resistor.
LCLK
I
Local clock
Table 5: Signal Description--Local Bus Interface, SH3/4 Mode
Signal
Type
R
Description
A[31:26]/
CS[5:0]
I/O
8
I
Z
Upper System Address
A[25:0]
I/O
8
Z
Lower System Address
D[31:0]
I/O
8
Z
Data Bus
RD/WR
I/O
8
Z
Read/not Write. This is also referred to as MWE for SDRAM
Table 3: Signal Description--PCI Bus Interface
Signal
Type
R
a
Description
DS-UC01-0102.fm Page 5 Wednesday, June 30, 1999 7:30 PM
PDF 
ZIP