ChipFind - документация

Электронный компонент: K3N6C3000C-DC12

Скачать:  PDF   ZIP
K3N6C3000C-DC
CMOS MASK ROM
Pin Name
Pin Function
A
0
- A
21
Address Inputs
Q
0
- Q
7
Data Outputs
CE
Chip Enable
OE
Output Enable
V
CC
Power (+5V)
V
SS
Ground
N.C
No Connection
32M-Bit (4Mx8) CMOS MASK ROM
The K3N6C3000C-DC is a fully static mask programmable
ROM organized 4,194,304 x 8 bit. It is fabricated using silicon-
gate CMOS process technology.
This device operates with a 5V single power supply, and all
inputs and outputs are TTL compatible.
Because of its asynchronous operation, it requires no external
clock assuring extremely easy operation.
It is suitable for use in program memory of microprocessor and
data memory, character generator.
The K3N6C3000C-DC is packaged in a 42-DIP.
GENERAL DESCRIPTION
FEATURES
4,194,304 x 8 bit organization
Fast access time : 100ns(Max.)
Supply voltage : single +5V
Current consumption
Operating : 50mA(Max.)
Standby : 50
A(Max.)
Fully static operation
All inputs and outputs TTL compatible
Three state outputs
Package
- . K3N6C3000C-DC : 42-DIP-600
A
21
X
AND
DECODER
BUFFERS
A
0
Y
AND
DECODER
BUFFERS
MEMORY CELL
SENSE AMP.
CONTROL
LOGIC
MATRIX
(4,194,304x8)
BUFFERS
OE
.
.
.
.
.
.
.
.
Q
0
Q
7
. . .
PIN CONFIGURATION
A
19
A
18
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
V
SS
OE
Q
0
N.C
Q
1
N.C
Q
4
N.C
Q
5
N.C
Q
6
V
SS
N.C
Q
7
A
0
DIP
K3N6C3000C-DC
FUNCTIONAL BLOCK DIAGRAM
1
2
3
4
42
41
5
6
40
39
7
8
38
37
9
10
36
35
11
12
34
33
13
14
32
31
15
16
30
29
17
18
27
28
19
20
25
24
21
23
22
Q
2
N.C
Q
3
N.C
A
20
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
21
V
CC
26
CE
CE
K3N6C3000C-DC
CMOS MASK ROM
ABSOLUTE MAXIMUM RATINGS
NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the
conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may
affect device reliability.
Item
Symbol
Rating
Unit
Voltage on Any Pin Relative to V
SS
V
IN
-0.3 to +7.0
V
Temperature Under Bias
T
BIAS
-10 to +85
C
Storage Temperature
T
Stg
-55 to +150
C
RECOMMENDED OPERATING CONDITIONS
(Voltage reference to V
SS
, T
A
=0 to 70
C)
Item
Symbol
Min
Typ
Max
Unit
Supply Voltage
V
CC
4.5
5.0
5.5
V
Supply Voltage
V
SS
0
0
0
V
MODE SELECTION
CE
OE
Mode
Data
Power
H
X
Standby
High-Z
Standby
L
H
Operating
High-Z
Active
L
L
Operating
Dout
Active
CAPACITANCE
(T
A
=25
C, f=1.0MHz)
NOTE : Capacitance is periodically sampled and not 100% tested.
Item
Symbol
Test Conditions
Min
Max
Unit
Output Capacitance
C
OUT
V
OUT
=0V
-
12
pF
Input Capacitance
C
IN
V
IN
=0V
-
12
pF
DC CHARACTERISTICS
NOTE : Minimum DC Voltage(V
IL
) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input pins(V
IH
) is V
CC
+0.3V which, during transitions, may overshoot to V
CC
+2.0V for periods <20ns.
Parameter
Symbol
Test Conditions
Min
Max
Unit
Operating Current
I
CC
CE=OE=V
IL,
all outputs open
-
50
mA
Standby Current(TTL)
I
SB1
CE=V
IH,
all outputs open
1
mA
Standby Current(CMOS)
I
SB2
CE=V
CC,
all outputs open
50
A
Input Leakage Current
I
LI
V
IN
=0 to V
CC
-
10
A
Output Leakage Current
I
LO
V
OUT
=0 to V
CC
-
10
A
Input High Voltage, All Inputs
V
IH
2.2
V
CC
+0.3
V
Input Low Voltage, All Inputs
V
IL
-0.3
0.8
V
Output High Voltage Level
V
OH
I
OH
=-400
A
2.4
-
V
Output Low Voltage Level
V
OL
I
OL
=2.1mA
-
0.4
V
K3N6C3000C-DC
CMOS MASK ROM
TEST CONDITIONS
Item
Value
Input Pulse Levels
0.6V to 2.4V
Input Rise and Fall Times
10ns
Input and Output timing Levels
0.8V and 2.0V
Output Loads
1 TTL Gate and C
L
=100pF
AC CHARACTERISTICS
(T
A
=0
C to +70
C, V
CC
=5V
10%, unless otherwise noted.)
READ CYCLE
Item
Symbol
K3N6C3000C-DC10
K3N6C3000C-DC12
K3N6C3000C-DC15
Unit
Min
Max
Min
Max
Min
Max
Read Cycle Time
t
RC
100
120
150
ns
Chip Enable Access Time
t
ACE
100
120
150
ns
Address Access Time
t
AA
100
120
150
ns
Output Enable Access Time
t
OE
50
60
70
ns
Output or Chip Disable to
Output High-Z
t
DF
20
20
30
ns
Output Hold from Address Change
t
OH
0
0
0
ns
TIMING DIAGRAM
READ
ADD
A
0
~A
21
OE
D
OUT
NOTE : t
DF
is defined as the time at which the outputs achieve the open circuit condition and is not
to V
OH
or V
OL
level.
referenced
t
OE
ADD1
ADD2
t
RC
VALID DATA
VALID DATA
t
OH
t
AA
D
0
~D
7
t
DF(Note)
CE
t
ACE
t
DF(Note)
K3N6C3000C-DC
CMOS MASK ROM
0.81
#1
42-DIP-600
#42
13.80
0.20
0.543
0.008
52.42
0.20
2.064
0.008
( )
0.032
1
5
.
2
4
0
.
6
0
0
+0.10
MAX
52.82
2.080
0.25
-0.05
+0.004
0.010
-0.002
2.54
0.100
MAX
3.91
0.20
0.154
0.008
5.08
0.200
MIN
0.015
0.38
0.122
0.012
3.1
0.30
#21
#22
1.27
.10
0.050
0.004
0.46
0.10
0.018
0.004
0~15
(Unit : mm/inch)
PACKAGE DIMENSIONS