KM6168000 Family
Preliminary
Revision 0.0
June 1999
1
CMOS SRAM
Document Title
512Kx16 bit Low Power CMOS Static RAM
Revision History
Revision No.
0.0
Remark
Advance
History
Initial draft
Draft Date
June 18, 1999
The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and
products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.
KM6168000 Family
Preliminary
Revision 0.0
June 1999
2
CMOS SRAM
512Kx16 bit Low Power CMOS Static RAM
GENERAL DESCRIPTION
The KM6168000 families are fabricated by SAMSUNG
s
advanced CMOS process technology. The families support
industrial operating temperature ranges for user flexibility of
system design. The families also support low data retention
voltage for battery back-up operation with low data retention
current.
FEATURES
Process Technology: TFT
Organization: 512K x16
Power Supply Voltage: 4.5~5.5V
Low Data Retention Voltage: 2.0V(Min)
Three state output and TTL Compatible
Package Type: 44-TSOP2-400F/R
Name
Function
Name
Function
CS
Chip Select Input
Vcc
Power
OE
Output Enable Input
Vss
Ground
WE
Write Enable Input
UB
Upper Byte(I/O
9
~
16
)
A
0
~A
18
Address Inputs
LB
Lower Byte(I/O
1
~
8
)
I/O
1
~I/O
16
Data Inputs/Outputs
PRO
DUCT FAMILY
1. The parameter is measured with 50pF test load.
Product Family
Operating Temperature
Vcc Range
Speed
Power Dissipation
PKG Type
Standby
(I
SB1
, Max)
Operating
(I
CC2
, Max)
KM6168000L-L
Commercial(0~70
C)
4.5~5.5V
55
1)
/70ns
50
A
90mA
44-TSOP2-400F/R
KM6168000LI-L
Industrial(-40~85
C)
80
A
SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.
FUNCTIONAL BLOCK DIAGRAM
Clk gen.
Row
select
I/O
1
~I/O
8
Data
cont
Data
cont
Data
cont
I/O
9
~I/O
16
Vcc
Vss
Precharge circuit.
Memory array
1024 rows
512
16 columns
I/O Circuit
Column select
PIN DESCRIPTION
WE
OE
UB
CS
LB
Control Logic
Row
Addresses
Column Addresses
A4
A3
A2
A1
A0
CS
I/OI
I/O2
I/O3
I/O4
Vcc
Vss
I/O5
I/O6
I/O7
I/O8
WE
A18
A17
A16
A15
A5
A6
A7
OE
UB
LB
I/O16
I/O15
I/O14
I/O13
Vss
Vcc
I/O12
I/O11
I/O10
I/O9
A8
A9
A10
A11
44-TSOP2
Forward
44-TSOP2
Reverse
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
A5
A6
A7
OE
UB
LB
I/O16
I/O15
I/O14
I/O13
Vss
Vcc
I/O12
I/O11
I/O10
I/O9
A8
A9
A10
A11
A12
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
A14
A13
A12
A13
A4
A3
A2
A1
A0
CS
I/OI
I/O2
I/O3
I/O4
Vcc
Vss
I/O5
I/O6
I/O7
I/O8
WE
A18
A17
A16
A15
A14
KM6168000 Family
Preliminary
Revision 0.0
June 1999
3
CMOS SRAM
PRODUCT LIST
Commercial Temperature Products(0~70
C)
Industrial Temperature Products(-40~85
C)
Part Name
Function
Part Name
Function
KM6168000LT-5L
KM6168000LT-7L
KM6168000LR-5L
KM6168000LR-7L
44-TSOP2-F, 55ns, Low Low Power
44-TSOP2-F, 70ns, Low Low Power
44-TSOP2-R, 55ns, Low Low Power
44-TSOP2-R, 70ns, Low Low Power
KM6168000LTI-5L
KM6168000LTI-7L
KM6168000LRI-5L
KM6168000LRI-7L
44-TSOP2-F, 55ns, Low Low Power
44-TSOP2-F, 70ns, Low Low Power
44-TSOP2-R, 55ns, Low Low Power
44-TSOP2-R, 70ns, Low Low Power
ABSOLUTE MAXIMUM RATINGS
1)
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be
restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Item
Symbol
Ratings
Unit
Remark
Voltage on any pin relative to Vss
V
IN
,V
OUT
-0.5 to 7.0
V
-
Voltage on Vcc supply relative to Vss
V
CC
-0.3 to 7.0
V
-
Power Dissipation
P
D
1.0
W
-
Storage temperature
T
STG
-65 to 150
C
-
Operating Temperature
T
A
0 to 70
C
KM6168000L-L
-40 to 85
C
KM6168000LI-L
FUNCTIONAL DESCRIPTION
Note : X means don
t care. (Must be low or high state)
CS
OE
WE
LB
UB
I/O
1~8
I/O
9~16
Mode
Power
H
X
X
X
X
High-Z
High-Z
Deselected
Standby
L
H
H
X
X
High-Z
High-Z
Output Disabled
Active
L
X
X
H
H
High-Z
High-Z
Output Disabled
Active
L
L
H
L
H
Dout
High-Z
Lower Byte Read
Active
L
L
H
H
L
High-Z
Dout
Upper Byte Read
Active
L
L
H
L
L
Dout
Dout
Word Read
Active
L
X
L
L
H
Din
High-Z
Lower Byte Write
Active
L
X
L
H
L
High-Z
Din
Upper Byte Write
Active
L
X
L
L
L
Din
Din
Word Write
Active
KM6168000 Family
Preliminary
Revision 0.0
June 1999
4
CMOS SRAM
RECOMMENDED DC OPERATING CONDITIONS
1)
Note:
1. Commercial Product : T
A
=0 to 70
C, otherwise specified.
Industrial Product : T
A
=-40 to 85
C, otherwise specified.
2. Overshoot: V
CC
+3.0V in case of pulse width
30ns.
3. Undershoot: -3.0V in case of pulse width
30ns.
4. Overshoot and undershoot are sampled, not 100% tested.
Item
Symbol
Min
Typ
Max
Unit
Supply voltage
Vcc
4.5
5.0
5.5
V
Ground
Vss
0
0
0
V
Input high voltage
V
IH
2.2
-
Vcc+0.5
2)
V
Input low voltage
V
IL
-0.5
3)
-
0.8
V
CAPACITANCE
1)
(f=1MHz, T
A
=25
C)
1. Capacitance is sampled, not 100% tested
Item
Symbol
Test Condition
Min
Max
Unit
Input capacitance
C
IN
V
IN
=0V
-
8
pF
Input/Output capacitance
C
IO
V
IO
=0V
-
10
pF
DC AND OPERATING CHARACTERISTICS
Item
Symbol
Test Conditions
Min
Typ
Max
Unit
Input leakage current
I
LI
V
IN
=Vss to Vcc
-1
-
1
A
Output leakage current
I
LO
CS=V
IH,
OE=V
IH
or WE=V
IL
, V
IO
=Vss to Vcc
-1
-
1
A
Operating power supply current
I
CC
I
IO
=0mA, CS=V
IL,
WE=V
IH
, V
IN
=V
IH
or V
IL
-
-
15
mA
Average operating current
I
CC1
Cycle time=1
s, 100% duty, I
IO
=0mA, CS
0.2V, V
IN
0.2V or
V
IN
V
CC
-0.2V
-
-
12
mA
I
CC2
Cycle time=Min, I
IO
=0mA, 100% duty, CS=V
IL
, V
IN
=V
IL
or V
IH
-
-
90
mA
Output low voltage
V
OL
I
OL
= 2.1mA
0.4
V
Output high voltage
V
OH
I
OH
= -1.0mA
2.4
V
Standby Current(TTL)
I
SB
CS=V
IH
, Other inputs=V
IH
or V
IL
-
-
3
mA
Standby Current(CMOS)
I
SB1
CS
Vcc-0.2V, Other inputs=0~Vcc
KM6168000L-L
-
-
50
A
KM6168000LI-L
-
-
80
KM6168000 Family
Preliminary
Revision 0.0
June 1999
5
CMOS SRAM
C
L
1
)
1.Including scope and jig capacitance
AC OPERATING CONDITIONS
TEST CONDITIONS
(Test Load and Input/Output Reference)
Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): C
L
=100pF+1TTL
C
L
=50pF+1TTL
DATA RETENTION CHARACTERISTICS
Item
Symbol
Test Condition
Min
Typ
Max
Unit
Vcc for data retention
V
DR
CS
Vcc-0.2V
2.0
-
5.5
V
Data retention current
I
DR
Vcc=3.0V, CS
Vcc-0.2V
CS
Vcc-0.2V
KM6168000L-L
-
-
20
A
KM6168000LI-L
-
-
30
Data retention set-up time
t
SDR
See data retention waveform
0
-
-
ms
Recovery time
t
RDR
5
-
-
AC CHARACTERISTICS
(V
CC
=4.5~5.5V, KM6168000 Family:T
A
=0 to 70
C, KM6168000I Family: T
A
=-40 to 85
C)
Parameter List
Symbol
Speed Bins
Units
55ns
70ns
Min
Max
Min
Max
Read
Read cycle time
t
RC
55
-
70
-
ns
Address access time
t
AA
-
55
-
70
ns
Chip select to output
t
CO
-
55
-
70
ns
Output enable to valid output
t
OE
-
25
-
35
ns
Chip select to low-Z output
t
LZ
10
-
10
-
ns
Output enable to low-Z output
t
OLZ
5
-
5
-
ns
LB, UB enable to low-Z output
t
BLZ
5
-
5
-
ns
Chip disable to high-Z output
t
HZ
0
20
0
25
ns
OE disable to high-Z output
t
OHZ
0
20
0
25
ns
Output hold from address change
t
OH
10
-
10
-
ns
LB, UB valid to data output
t
BA
-
25
-
35
ns
UB, LB disable to high-Z output
t
BHZ
0
20
0
25
ns
Write
Write cycle time
t
WC
55
-
70
-
ns
Chip select to end of write
t
CW
45
-
60
-
ns
Address set-up time
t
AS
0
-
0
-
ns
Address valid to end of write
t
AW
45
-
60
-
ns
Write pulse width
t
WP
45
-
55
-
ns
Write recovery time
t
WR
0
-
0
-
ns
Write to output high-Z
t
WHZ
0
20
0
25
ns
Data to write time overlap
t
DW
25
-
30
-
ns
Data hold from write time
t
DH
0
-
0
-
ns
End write to output low-Z
t
OW
5
-
5
-
ns
LB, UB valid to end of write
t
BW
45
-
60
-
ns
PDF 
ZIP