ChipFind - документация

Электронный компонент: KS8803BD

Скачать:  PDF   ZIP
www.docs.chipfind.ru
background image
KS8803B 10/15 CH PLL
INTRODUCTION
The KS8803B/4B are designed to select 10/15 channels
of cordlss phone of which frequency band is 46/49MHz.
It has reference frequency generator, programmable divid-
er for transmit and receive section and phase detector.
FEATURES
10 Channels selectable : KS8803B
(both transmit/receive)
15 Channels selectable : KS8804B
(both transmit/receive)
Include oscillation circuit with external x-tal
(10.24MHz)
5KHz output for guard tone
Unlock detector
(phase difference more than 6.25us)
Stand-by function for power saving
BLOCK DIAGRAM
Device
Package
Operating Temperature
KS8803B
16-DIP-300A
- 30
C ~ + 75
C
KS8803BD
16-SOP-225
1
2
3
4
5
6
7
8
9
10
11
12
13
14
16
15
OSC IN
OSC OUT
PDT
TIF
SB
D0
D1
D2
D3 MODE
LDT
RIF
PDR
F1
V
S S
V
DD
REFERENCE
DIVIDER
PHASE
DETECTOR (Tx)
PHASE
DETECTOR (Rx)
PROGRAMMABLE
DIVIDER (Tx)
PROGRAMMABLE
DIVIDER (Rx)
DECODER
UNLOCK
DETECTOR
V
D D
+
+
16-DIP-300A
ORDERING INFORMATION
16-SOP-225
background image
KS8803B 10/15 CH PLL
PIN CONFIGURATION
PIN DESCRIPTION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
KS8803B
OSC OUT
MODE
SB
F1
D0
D1
D2
D3
RIF
PDR
V
S S
PDT
LDT
TIF
OSC IN
V
DD
Pin No
Symbol
Description
1
OSC OUT
This output generates reference frequency
when it is connected to Pin 16 with external
OSC of which frequency is 10.24MHz
2
MODE
Base/Remote Unit Selection Pin
"High" : Base Unit
"Low" : Remote Unit
3
SB
Stand-by pin
This input controls Tx PLL for reducing
the power dissipation
"High" : Normal operation
"Low" : Stand-by
4
F1
5KHz output
5
6
7
8
D0
D1
D2
D3
Channel selection pins
The Combinations of these inputs select
one channel among the 10/15 channels
9
TIF
Input to programmable divider of Tx
AC coupling with VCO
In case of lager signal, It needs DC-coupling
Min. input voltage is 0.1Vrms
10
LDT
Unlocked signal out pin
(see output charateristics)
background image
KS8803B 10/15 CH PLL
PIN DESCRIPTION
Pin No
Symbol
Description
11
PDT
Phase detector output for Tx
PDT detects the phase error from Tx PLL
and its output is connected to external low
pass filter
12
V
SS
This pin is negative supply of the IC.
It usually grounded
13
PDR
Phase detector output for Rx
PDR detects the phase error from Rx PLL
and its output is connected to external low
pass filter
14
RIF
Input of programmable divider for Rx.
AC coupling with VCO
In case of lager signal (standard CMOS
logic), it needs DC coupling
Min. input voltage is 0.1Vrms
15
V
DD
This pin is positive supply of the IC
Its reference is V
SS
, and normally
+ 3.0V ~ + 5.5V more positive than V
SS
16
OSC IN
X-TAL osc connection pin
This input generates the reference frequency
when it is connected to pin 1 with external
osc
background image
KS8803B 10/15 CH PLL
ABSOLUTE MAXIMUM RATING ES
(Ta = 25
C)
ELECTRICAL CHARACTERISTICS
(Ta = 25
C, V
DD
= 5V, unless otherwise specitied)
Characteristic
Symbol
Value
Unit
Supply voltage
Input Voltage
Power Dissipation
Operating Temperature
Storage Temperature
V
DD
V
I
P
D
T
OPR
T
STG
- 0.5 ~ 6.0
- 0.3 ~ V
DD
+ 0.5
350
- 30 ~ + 75
- 40 ~ + 125
V
V
mW
C
C
Characterostoc
Symbol
Test Conditions
Min
Typ
Max
Unit
Supply Voltage
V
DD
-
3
-
5.5
V
V
IH1
D0 - D3, SB
0.7V
DD
-
V
DD
V
V
IL1
D0 - D3, SB
-
-
0.3V
DD
V
V
IH2
MODE
0.9V
DD
-
V
DD
V
V
IL2
MODE
-
-
0.1V
DD
V
f
I1
V
TIF
= 0.15Vrms
10
-
52
MHz
Input Frequency
f
l2
V
RIF
= 0.15Vrms
30
-
42
MHz
f
I3
OSC
IN
= 0.3Vrms
5
10.24
11
MHz
V
I(AMP)1
f
TIF
= 52MHz
0.1
-
0.3V
DD
Vrms
Input Amplitude
V
I(AMP)2
f
RIF
= 42MHz
0.1
-
0.3V
DD
Vrms
V
I(AMP)3
OSC
IN
= 11MHz
0.3
-
0.3V
DD
Vrms
I
IH
V
IN
= V
DD
-
-
40
A
I
IL
V
IN
= V
SS
-
-
40
A
Input Voltage
Input Current
background image
KS8803B 10/15 CH PLL
ELECTRICAL CHARACTERISTICS
(Ta = 25
C, V
DD
= 5V, unless otherwise specified)
NOTE 1) OSC
IN
: 10.24MHz X-tal Connection
TIF
: 27MHz 150mVrms
RlF
: 42MHz 150mVrrns
MODE : V
DD
, SB = V
DD
, others are opened
NOTE 2) OSC
IN
: 10.24MHz X-tal Connection
TlF
: 27MHz 150rnVrms
RIF
: 42MHz 150mVrms
MODE : V
DD
, SB = V
SS
, others are opened
Capacitor more than 2000pF should be connected between V
DD
& V
SS
Characteristic
Symbol
Test Conditions
Min
Typ
Max
Unit
V
OH1
PDT, RDR : I
O
= 0.5mA
V
DD
-1.0
-
-
V
V
OL1
PDT, RDR : I
O
= 0.5mA
-
-
1.0
V
V
OH2
LDT : I
O
= 1mA
V
DD
-1.0
-
-
V
V
OL2
F1 : I
O
= 1mA
-
-
1.0
V
Output OFF Leakage
I
LKG1
PDT, PDR : V
O
= V
DD
/V
SS
-
0.01
1.0
A
Current
I
LKG2
LDT : V
O
= V
SS
-
-
5.0
A
I
SB1
V
DD
= 3V (Note 2)
-
1.0
2.0
mA
I
SB2
V
DD
= 3V (Note 2)
3.5
4.0
-
mA
I
DD1
V
DD
= 3V (Note 1)
-
2.0
3.0
mA
I
DD2
V
DD
= 5V (Note 1)
-
6.0
7.0
mA
Output Voltage
Stand-by Current
Operating Current
background image
KS8803B 10/15 CH PLL
OUTPUT CHARACTERISTICS
1) LOCK
Reference
Divider
Programmable
Divider
LDT
2) UNLOCK
Reference Divider
Programmable
Divider
LDT
t
PD
t
PD
t
PD
: Phase Difference ( 6.25
s )
V
DD
V
SS
V
DD
V
SS
Floating
V
DD
V
SS
V
SS
V
DD
V
DD
Floating
6.4ms
background image
KS8803B 10/15 CH PLL
TABLE 1. Channel & Frequency table to Base/Remote input data tor KS8803B (10CH)
BASE (MODE = 1)
REMOTE (MODE = 0)
INPUT
Rx (f
REF
= 5KHz)
Tx (f
REF
= 5KHz)
D0 D1 D2 D3
CH
f
RX
(MHz)
f
VCO
(MHz)
N
f
TX
(MHz)
f
VCO
(MHz)
N
1 0 0 0
0 1 0 0
1 1 0 0
0 0 1 0
1 0 1 0
0 1 1 0
1 1 1 0
0 0 0 1
1 0 0 1
0 1 0 1
1 1 0 1
0 0 1 1
1 0 1 1
0 1 1 1
1 1 1 1
0 0 0 0
1
2
3
4
5
6
7
8
9
10
10
10
10
10
10
10
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
49.970
49.970
49.970
49.970
49.970
38.975
39.150
39.165
39.075
39.180
39.135
39.195
39.235
39.295
39.275
39.275
39.275
39.275
39.275
39.275
39.275
7795
7830
7833
7815
7836
7827
7839
7847
7859
7855
7855
7855
7855
7855
7855
7855
46.610
46.630
46.670
46.710
46.730
46.770
46.830
46.870
46.930
46.970
46.970
46.970
46.970
46.970
46.970
46.970
46.610
46.630
46.670
46.710
46.730
46.770
46.830
46.870
46.930
46.970
46.970
46.970
46.970
46.970
46.970
46.970
9322
9326
9334
9342
9346
9354
9366
9374
9386
9394
9394
9394
9394
9394
9394
9394
INPUT
Rx (f
REF
= 5KHz)
Tx (f
REF
= 5KHz)
D0 D1 D2 D3
CH
f
RX
(MHz)
f
VCO
(MHz)
N
f
RX
(MHz)
f
VCO
(MHz)
N
1 0 0 0
0 1 0 0
1 1 0 0
0 0 1 0
1 0 1 0
0 1 1 0
1 1 1 0
0 0 0 1
1 0 0 1
0 1 0 1
1 1 0 1
0 0 1 1
1 0 1 1
0 1 1 1
1 1 1 1
0 0 0 0
1
2
3
4
5
6
7
8
9
10
10
10
10
10
10
10
46.610
46.630
46.670
46.710
46.730
46.770
46.830
46.870
46.930
46.970
46.970
46.970
46.970
46.970
46.970
46.970
35.915
35.935
35.975
36.015
36.035
36.075
36.135
36.175
36.235
36.275
36.275
36.275
36.275
36.275
36.275
36.275
7183
7187
7195
7203
7207
7215
7227
7235
7247
7255
7555
7255
7255
7255
7255
7255
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
49.970
49.970
49.970
49.970
49.970
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
49.970
49.970
49.970
49.970
49.970
9934
9969
9972
9954
9975
9966
9978
9986
9998
9994
9994
9994
9994
9994
9994
9994
background image
KS8803B 10/15 CH PLL
TABLE 2. Channel & Frequency table to Base/Remote input data tor KS8804B (15CH)
BASE (MODE = 1)
REMOTE (MODE = 0)
INPUT
Rx (f
REF
= 5KHz)
Tx (f
REF
= 5KHz)
D0 D1 D2 D3
CH
f
RX
(MHz)
f
VCO
(MHz)
N
f
TX
(MHz)
f
VCO
(MHz)
N
1 0 0 0
0 1 0 0
1 1 0 0
0 0 1 0
1 0 1 0
0 1 1 0
1 1 1 0
0 0 0 1
1 0 0 1
0 1 0 1
1 1 0 1
0 0 1 1
1 0 1 1
0 1 1 1
1 1 1 1
0 0 0 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
15
49.695
49.710
49.725
49.740
49.755
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
39.000
39.015
39.030
39.045
39.060
38.975
39.150
39.165
39.075
39.180
39.135
39.195
39.235
39.295
39.275
39.275
7800
7803
7806
7809
7812
7795
7830
7833
7815
7836
7827
7839
7847
7859
7855
7855
46.510
46.530
46.550
46.570
46.590
46.610
46.630
46.670
46.710
46.730
76.770
46.830
46.870
46.930
46.970
46.970
46.510
46.530
46.550
46.570
46.590
46.610
46.630
46.670
46.710
46.730
46.770
46.830
46.870
46.930
46.970
46.970
9302
9306
9310
9314
9318
9322
9326
9334
9342
9346
9354
9366
9374
9386
9394
9394
INPUT
Rx (f
REF
= 5KHz)
Tx (f
REF
= 5KHz)
D0 D1 D2 D3
CH
f
RX
(MHz)
f
VCO
(MHz)
N
f
RX
(MHz)
f
VCO
(MHz)
N
1 0 0 0
0 1 0 0
1 1 0 0
0 0 1 0
1 0 1 0
0 1 1 0
1 1 1 0
0 0 0 1
1 0 0 1
0 1 0 1
1 1 0 1
0 0 1 1
1 0 1 1
0 1 1 1
1 1 1 1
0 0 0 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
15
46.510
46.530
46.550
46.570
46.590
46.610
46.630
46.670
46.710
46.730
76.770
46.830
46.870
46.930
46.970
46.970
35.815
35.835
35.855
35.875
35.895
35.915
35.935
35.975
36.015
36.035
36.075
36.135
36.175
36235
36.275
36.275
7163
7167
7171
7175
7179
7183
7187
7195
7203
7207
7215
7227
7235
7247
7255
7255
49.695
49.710
49.725
49.740
49.755
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
49.695
49.710
49.725
49.740
49.755
49.670
49.845
49.860
49.770
49.875
49.830
49.890
49.930
49.990
49.970
49.970
9939
9942
9945
9948
9951
9934
9969
9972
9954
9975
9966
9978
9986
9998
9994
9994
background image
KS8803B 10/15 CH PLL
APPLICATION CIRCUIT
DECODER
Programmable
Divider ( TX )
Programmable
Divider ( RX )
1
Phase
Detector ( TX )
REF.
DIVIDER
Phase
Detector ( RX )
10
to MICOM
( Unlock Detect )
X - TAL
10.24MHz
2
V
DD
BASE
REMOTE
3
4
V
DD
: TX PLL ENABLE
V
SS
: TX PLL DISABLE
to MICOM
( D0, D1, D2, D3 )
5.0KHz
BPF
BPF
14
1
'
st
MIX
2
'
nd
MIX
13
RX
VCO
9
11
T
X
VCO
+
+
16
46.610MHz ( R )
49.670MHz ( B )
10.695MHz
49.670MHz ( R )
46.610MHz ( B )
455KHz
39.915MHz
38.975MHz ( B )
10.24MHz
ANT
( R ) : REMOTE UNIT
( B ) : BASE UNIT
15
12
5
6
7
8
V
DD