S3C80F7/C80F9/C80G7/C80G9 (KS88C01524/C01532/C01624/C01632)
PRODUCT OVERVIEW
1-1
1
PRODUCT OVERVIEW
S3C8-SERIES MICROCONTROLLERS
Samsung's S3C8 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range
of integrated peripherals, and various mask-programmable ROM sizes. Important CPU features include:
-- Efficient register-oriented architecture
-- Selectable CPU clock sources
-- Idle and Stop power-down mode release by interrupt
-- Built-in basic timer with watchdog function
A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more
interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to
specific interrupt levels.
S3C80F7/C80F9/C80G7/C80G9 Microcontroller
The S3C80F7/C80F9/C80G7/C80G9 single-chip CMOS microcontroller is fabricated using a highly advanced
CMOS process and is based on Samsung's newest CPU architecture.
The S3C80F9/C80G9 is the microcontroller which has 32-Kbyte mask-programmable ROM and S3C80F7/C80G7
is the microcontroller which has 24-Kbyte mask-programmable ROM.
The S3P80F9/P80G9 is the microcontroller which has 32-Kbyte one-time-programmable EPROM and
S3P80F7/P80G7 is the microcontroller which has 24-Kbyte one-time-programmable EPROM.
Using a proven modular design approach, Samsung engineers developed S3C80F7/C80F9/C80G7/C80G9 by
integrating the following peripheral modules with the powerful SAM87 RC core:
-- Internal LVD circuit and 16 bit-programmable pins for external interrupts.
-- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
-- One 8-bit timer/counter and one 16-bit timer/counter with selectable operating modes.
-- One 8-bit counter with auto-reload function and one-shot or repeat control.
The S3C80F7/C80F9/C80G7/C80G9 is a versatile general-purpose microcontroller which is especially suitable
for use as remote transmitter controller. It is currently available in a 32-pin SOP, 42-pin SDIP and 44-pin QFP
package.
PRODUCT OVERVIEW S3C80F7/C80F9/C80G7/C80G9 (KS88C01524/C01532/C01624/C01632)
1-2
FEATURES
CPU
SAM87RC CPU core
Memory
32-Kbyte internal ROM (S3C80F9/C80G9)
: 0000H7FFFH
24-Kbyte internal ROM (S3C80F7/C80G7)
: 0000H5FFFH
Data memory: 272-byte RAM (318 register)
Instruction Set
78 instructions
IDLE and STOP instructions added for power-
down modes
Instruction Execution Time
500 ns at 8-MHz f
OSC
(minimum)
Interrupts
22 interrupt sources with 16 vector and 7 level.
I/O Ports
Three 8-bit I/O ports (P0P2), one 8-bit output
port(P4) and 6-bit port (P3) for a total of 38 bit-
programmable pins.(44-QFP)
Three 8-bit I/O ports (P0P2), one 8-bit output
port(P4) and 4-bit port (P3) for a total of 36 bit-
programmable pins.(42-SDIP)
Three 8-bit I/O ports (P0P2) and one 2-bit I/O
port (P3) for a total of 26-bit programmable pins.
(32-SOP)
Timers and Timer/Counters
One programmable 8-bit basic timer (BT) for
oscillation stabilization control or watchdog timer
(software reset) function
One 8-bit timer/counter (Timer 0) with three
operating modes; Interval mode, Capture and
PWM mode.
One 16-bit timer/counter (Timer1) with two
operating modes; Interval mode and Capture.
Carrier Frequency Generator
One 8-bit counter with auto-reload function and
one-shot or repeat control (Counter A)
Back-up mode
When V
DD
is lower than V
LVD
, the chip enters
Back-up mode to block oscillation and reduce
the current consumption.
In S3C80G7/C80G9, this function is disabled
when operating state is "STOP mode".
When
RESET
pin is lower than Input Low
Voltage (V
IL
), the chip enters Back-up mode to
block oscillation and reduce the current
consumption.
Low Voltage Detect Circuit
Low voltage detect to get into Back-up mode.
Low level detect voltage
-
S3C80F7/C80F9: 2.20 V (Typ)
200mV
-
S3C80G7/C80G9: 1.90 V (Typ)
200mV
Operating Temperature Range
40
C to + 85
C
Operating Voltage Range
1.7V to 5.0V at 4 MHz f
OSC
(S3C80G7/C80G9)
2.0V to 5.0V at 8 MHz f
OSC
(S3C80F7/C80F9)
Package Type
44-pin QFP-1010B
42-pin SDIP
32-pin SOP
S3C80F7/C80F9/C80G7/C80G9 (KS88C01524/C01532/C01624/C01632)
PRODUCT OVERVIEW
1-3
BLOCK DIAGRAM
Port 0
P0.0-0.3 (INT0-INT3)
P0.4-P0.7 (INT4)
I/O Port and Interrupt
Control
32K-Bytes
ROM
317-Bytes
Register
File
SAM87RC
CPU
Port 1
P2.0-2.3 (INT5-INT8)
Port 4
P4.0-4.7
LVD
P1.0-P1.7
TEST
RESET
MAIN
OSC
8-Bit
Basic
Timer
8-Bit
Timer/
Counter
16-Bit
Timer/
Counter
V
DD
Carrier
Registor
(Counter A)
X
OUT
X
IN
Port 3
Port 2
P2.4-2.7 (INT9)
P3.0-T0PWM/
T0CAP/(T1CAP)
P3.1-REM/(T0CK)
P3.2/(T0CK)
P3.3/(T1CAP)
P3.4-3.5
Figure 1-1. Block Diagram
PRODUCT OVERVIEW
S3C80F7/C80F9/C80G7/C80G9 (KS88C01524/C01532/C01624/C01632)
1-4
PIN ASSIGNMENTS
P4.2
P4.1
P4.0
P2.0/INT5
P2.1/INT6
P2.2/INT7
P2.3/INT8
P2.4/INT9
P3.0/T0PWM/T0CAP/SDAT
R3.1/REM/SCLK
V
DD
V
SS
X
OUT
X
IN
TEST
P2.5/INT9
P2.6/INT9
RESET
P2.7/INT9
P1.0
P3.2/T0CK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
P4.3
P0.7/INT4
P0.6/INT4
P0.5/INT4
P0.4/INT4
P0.3/INT3
P0.2/INT2
P0.1/INT1
P0.0/INT0
P4.4
P4.5
P4.6
P1.7
P1.6
P1.5
P1.4
P1.3
P1.2
P1.1
P4.7
P3.3/T1CAP
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
S3C80F7/C80F9
/C80G7/C80G9
(Top View)
42-SDIP
Figure 1-2. Pin Assignment Diagram (42-Pin SDIP Package)
S3C80F7/C80F9/C80G7/C80G9 (KS88C01524/C01532/C01624/C01632)
PRODUCT OVERVIEW
1-5
P0.3/INT3
P0.2/INT2
P0.1/INT1
P0.0/INT0
P4.4
P4.5
P4.6
P1.7
P1.6
P1.5
P1.4
P0.4/INT4
P0.5/INT4
P0.6/INT4
P0.7/INT4
P4.3
P4.2
P4.1
P4.0
P2.0/INT5
P2.1/INT6
P2.2/INT7
S3C80F7/C80F9
/C80G7/C80G9
(Top View)
(44-QFP)
34
35
36
37
38
39
40
41
42
43
44
33
32
31
30
29
28
27
26
25
24
23
P1.3
P1.2
P1.1
P4.7
P3.3/T1CAP
P3.2/T0CK
P1.0
P2.7/INT9
P3.5
P3.4
RESET
22
21
20
19
18
17
16
15
14
13
12
P2.3/INT8
P2.4/INT9
P3.0/T0PWM/T0CAP/
SDAT
P3.1/REM/
SCLK
V
DD
V
SS
X
OUT
X
IN
TEST
P2.5/INT9
P2.6/INT9
1
2
3
4
5
6
7
8
9
10
11
Figure 1-3. Pin Assignment Diagram (44-Pin QFP Package)
PDF 
ZIP