ChipFind - документация

Электронный компонент: Q67006-A9206

Скачать:  PDF   ZIP
P-DSO-20-10
Semiconductor Group
1
1998-06-22
Smart Quad Channel Low-Side Switch
TLE 5216 G
SPT-IC
Features
Overload protection
Short circuit protection
Cascadeable serial diagnostic interface
Overvoltage protection
C compatible input
Electrostatic discharge (ESD) protection
Application
All kinds of resistive and inductive loads (relays, electromagnetic valves)
C compatible power switch for 12 V applications
Solenoid control switch in automotive and industrial control systems
Type
Ordering Code
Package
w
TLE 5216 G
Q67006-A9206
P-DSO-20-10
w
New Type
TLE 5216 G
Semiconductor Group
2
1998-06-22
General Description
Quad channel Low-Side Switch in Smart Power Technology (SPT) with four separate
LOW active inputs and four open drain DMOS output stages. The TLE 5216G is
protected by embedded protection functions and designed for automotive and industrial
applications.
Pin Configuration
(top view)
Figure 1
Product Summary
Parameter
Symbol
Values
Unit
Supply voltage
V
S
6 ... 30
V
Drain source clamping voltage
(OUT1 - OUT4)
V
DS(AZ)max
75
V
ON resistance
R
ON(typ)
0.35
Output current
I
D
4
2
A
RESET
IN3
IN4
IN2
IN1
GND
GND
OUT3
OUT2
SEROUT
SERIN
GND
AEP01617
N.C.
N.C.
GND
13
14
10
15
9
16
8
17
7
18
6
19
5
20
4
3
2
1
V
S
11
12
CLK
OUT1
OUT4
CS
P-DSO-20-10
TLE 5216 G
Semiconductor Group
3
1998-06-22
Pin Definitions and Functions
Pin No.
Symbol
Function
3
IN1
Input switch 1; active LOW; internal pull-up
4
IN2
Input switch 2; active LOW; internal pull-up
5
OUT1
Output switch 1; overload and shorted load protected
6
V
S
Supply voltage
7
OUT2
Output switch 2; overload and shorted load protected
8
SEROUT
Data-out of serial diagnostic interface;
open drain
9
CLK
Clock for serial diagnostic interface
1, 10, 11, 20
GND
Ground
12
CS
Chip select for serial diagnostic interface; internal pull-up
13
SERIN
Data-in of serial diagnostic interface; internal pull-up
14
OUT3
Output switch 3; overload and shorted load protected
15
RESET
Reset; active LOW; shuts down all outputs and resets
the error flags
16
OUT4
Output switch 4;
overload and shorted load protected
17
IN3
Input switch 3; active LOW; internal pull-up
18
IN4
Input switch 4; active LOW; internal pull-up
2, 19
N.C.
Not connected
TLE 5216 G
Semiconductor Group
4
1998-06-22
Figure 2
Block Diagram
AES02013
V
Internal
Channel 1
Logic
Overload
Open Load
Clamp
Regulator
Limit
Current
dv/dt Circuit
BB
V
OUT1
IN1
V
S
GND
RESET
Logic, Protection- and Power-Circuit of Channel 2-4
(equivalent to Channel 1)
OUT3
OUT2
OUT4
IN2
IN3
IN4
Serial Diagnostic
Interface
Logic Channel 1-4
CS
CLK
SERIN
SEROUT
TLE 5216 G
Short to GND
TLE 5216 G
Semiconductor Group
5
1998-06-22
Application Description
This IC is specially designed to drive inductive loads up to 2 A nominal current (valves,
relays, etc.). Integrated clamp-diodes limit the output voltage when inductive loads are
turned off.
For the detection of errors at the load there is a serial diagnostic interface, which
monitors the following errors for every output separately:
open load in inactive mode
shorted output (shorted to ground) in inactive mode
overload or shorted load in active mode
Circuit Description
The block diagram shows the four independent power drivers with the referring logic
block and the serial diagnostic interface which stores and transfers the diagnostic
signals to the external circuit. Each power switch connects a high side load to ground
when a LOW signal applies at the inputs. To protect the IC against short circuit and over
load each output is provided with a current limitation and a delayed overload shutdown.
The slew rate of the switching process is limited internally.
The integrated clamp diodes limit the voltage at the output to
V
DS(AZ)
, when inductive
loads are switched off. The maximum power dissipation, which is given from the static
and dynamic thermal resistance, limits the allowable inductive energy. A diode in parallel
to every output clamps negative voltage.
All outputs, preferably the outputs 1 and 2 and the outputs 3 and 4 may be used in
parallel (no addition of max. freewheeling energy).
A curve of the output voltage is shown in figure 6.
The diagnostic block monitors the voltages across the power switch. If in active mode
(LOW level input) there is a higher voltage than
V
DS(OV)
for a time longer than
t
VDS(OV)
, the
diagnostic block will show an overload in the error register and the affected power switch
will be shut off. The switch can only be reactivated if the corresponding input is switched
off and then on again.
In inactive mode (HIGH level at input) open load or shorted output (shorted load to
ground) is detected and signalled to the serial diagnostic interface. If the voltage across
the power switch is lower than
V
DS(OL)
for the time
t
VDS(OL)
(min. 50
s) open load is
identified. If the voltage is even lower than
V
DS(SH)
for the time
t
VDS(SH)
(min. 30
s)
"shorted to ground" is detected. An internal voltage divider will pull the output to the
voltage
V
DS
if there is an open load.
A new error on the same output stage will over-write the old error report. The protocol of
the serial diagnostic interface includes independent error reports for each output driver.
As soon as an error is latched into the error register the serial data output (SEROUT) of
the interface will go LOW (while CS is still HIGH). If the chip select gets a LOW signal