Semiconductor Group
1
09.94
q
High Performance 16-bit CPU with 4-Stage Pipeline
q
100 ns Instruction Cycle Time at 20-MHz CPU Clock
q
500 ns Multiplication (16
16 bits), 1
s Division (32 / 16 bit)
q
Enhanced Boolean Bit Manipulation Facilities
q
Additional Instructions to Support HLL and Operating Systems
q
Register-Based Design with Multiple Variable Register Banks
q
Single-Cycle Context Switching Support
q
Up to 16 MBytes Linear Address Space for Code and Data
q
2 KBytes On-Chip RAM
q
4 KBytes On-Chip ROM (RM types only)
q
Programmable External Bus Characteristics for Different Address Ranges
q
8-Bit or 16-Bit External Data Bus
q
Multiplexed or Demultiplexed External Address/Data Buses
q
Five Programmable Chip-Select Signals
q
Hold- and Hold-Acknowledge Bus Arbitration Support
q
1024 Bytes On-Chip Special Function Register Area
q
Idle and Power Down Modes
q
8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event
Controller (PEC)
q
16-Priority-Level Interrupt System with 28 Sources, Sample-Rate down to 50 ns
q
Two Multi-Functional General Purpose Timer Units with 5 Timers
q
Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
q
Programmable Watchdog Timer
q
Up to 77 General Purpose I/O Lines
q
Supported by a Wealth of Development Tools like C-Compilers, Macro-Assembler Packages,
Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers,
Programming Boards
q
On-Chip Bootstrap Loader
q
100-Pin MQFP Package (EIAJ)
q
100-Pin TQFP Package (Thin QFP)
09.94 Data Sheet Addendum Attention
The C165 is offered in two different packages:
P-MQFP-100:
rectangular package
P-TQFP-100:
square package.
For the pin configurations please refer to page 3 (P-MQFP-100) and page 8 (P-TQFP-100) of the
09.94 C165 Data Sheet. Please note that the table "Pin Definition and Functions" on pages 9
through 12 lists the pin numbers for the MQFP package only.
The pin numbers for the TQFP package are different and should be taken from the pin
configuration on page 3.
C16x-Family of
High-Performance CMOS 16-Bit Microcontrollers
Preliminary
C165 16-Bit Microcontroller
C165
C165
Semiconductor Group
2
Introduction
The C165 is a new derivative of the Siemens SAB 80C166 family of full featured single-chip CMOS
microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with
high peripheral functionality and enhanced IO-capabilities.
Figure 1
Logic Symbol
Ordering Information
Note: The ordering codes (Q67121-D...) for the Mask-ROM versions are defined for each product
after verification of the respective ROM code.
Type
Ordering Code
Package
Function
SAB-C165-RM
Q67121-D...
P-MQFP-100-2
16-bit microcontroller with
2 KByte RAM and 4 KByte ROM
Temperature range 0 to +70 C
SAB-C165-LM
Q67121-C862
P-MQFP-100-2
16-bit microcontroller with
2 KByte RAM
Temperature range 0 to +70 C
SAF-C165-LM
Q67121-C923
P-MQFP-100-2
16-bit microcontroller with
2 KByte RAM
Temperature range -40 to +85 C
C165
PDF 
ZIP
