ChipFind - документация

Электронный компонент: C8051F351

Скачать:  PDF   ZIP
Precision Mixed Signal
Copyright 2005 by Silicon Laboratories
5.5.2005
Port 0
Latch
UART
8 kB
FLASH
256 Byte
SRAM
POR
SFR Bus
8
0
5
1
C
o
r
e
Timer 0,
1, 2, 3
3-Chnl
PCA/
WDT
P
0
D
r
v
X
B
A
R
Reset
System
Clock
Digital Power
Debug HW
SMBus
C2D
C2D
CP0
+
-
CP0+
P0.0
P0.1
P0.2/XTAL1
P0.3/XTAL2
P0.4/TX
P0.5/RX
P0.6/CNVSTR
P0.7
VDD
GND
RST/C2CK
Brown-
Out
24-bit
ADC0
A
M
U
X
AIN0
AIN1
AIN2
AIN3
VREF+
512 Byte
XRAM
SPI Bus
P
1
D
r
v
P1.0/AIN4
P1.1/AIN5
P1.2/AIN6
P1.3/AIN7
P1.4/CP0A
P1.5/CP0
P1.6/IDAC0
P1.7/IDAC1
CP0-
8-bit
IDAC0
8-bit
IDAC1
Port 1
Latch
VREF
PGA
Analog
Power
AV+
AGND
VREF-
Temp
Sensor
Buffer
+
+
Offset
DAC
P2.0/C2D
Port 2
Latch
CP0A
AIN4-7
AIN4
AIN5
AIN6
AIN7
XTAL1
XTAL2
External
Oscillator
Circuit
24.5 MHz 2%
Internal
Oscillator
Clock
Multiplier
C8051F351
50 MIPS, 8 kB Flash, 24-Bit ADC, 28-Pin Mixed-Signal MCU
Analog Peripherals
24-Bit ADC
-
0.0015% nonlinearity
-
Programmable throughput up to 1 ksps
-
8 external inputs; programmable as single-ended or differential
-
Programmable amplifier gain: 128, 64, 32, 16, 8, 4, 2, 1
-
Data-dependent windowed interrupt generator
-
Built-in temperature sensor (3 C)
Two 8-Bit Current DACs
Comparator
-
16 Programmable hysteresis values and response time
-
Configurable to generate interrupts or reset
-
Low current (0.4 A)
Internal Voltage Reference
V
DD
Monitor/Brown-out Detector
On-Chip Debug
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
-
Provides breakpoints, single stepping, watchpoints
-
Inspect/modify memory, registers, and stack
-
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
Supply Voltage: 2.7 to 3.6 V
-
Typical operating current: 17 mA at 50 MHz
16 A at 32 kHz
-
Typical stop mode current: <0.1 A
Temperature Range: 40 to +85 C
High-Speed 8051 C Core
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
-
Up to 50 MIPS throughput with 50 MHz clock
-
Expanded interrupt handler
Memory
-
768 bytes data RAM
-
8 kB Flash; in-system programmable in 512 byte sectors (512 bytes are
reserved)
Digital Peripherals
-
17 port I/O; all 5 V tolerant
-
Hardware SMBusTM (I2CTM compatible), SPITM, and UART serial ports
available concurrently
-
16-bit programmable counter array with three capture/compare modules,
WDT
-
4 general-purpose 16-bit counter/timers
-
Realtime clock mode using PCA or timer and external clock source
Clock Sources
-
Internal oscillator: 24.5 MHz, 2% accuracy supports UART operation
-
External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
-
2x clock multiplier to achieve 50 MHz internal clock
-
Can switch between clock sources on-the-fly
Package
-
28-pin QFN (lead-free package)
Ordering Part Numbers
-
C8051F351-GM
Precision Mixed Signal
Copyright 2005 by Silicon Laboratories
5.5.2005
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders
C8051F351
50 MIPS, 8 kB Flash, 24-Bit ADC, 28-Pin Mixed-Signal MCU
Selected Electrical Specifications
(T
A
= 40 to +85 C, V
DD
= AV+ = 3.0 V, V
REF
= 2.5 V External, PGA Gain = 1x, MDCLK = 2.4567 MHz,
Decimation Ratio = 1920 unless otherwise specified)
PARAMETER CONDITIONS
MIN
TYP
MAX
UNITS
GLOBAL CHARACTERISTICS
Supply Voltage
2.7
3.6
V
Supply Current
(CPU active)
Clock = 50 MHz
Clock = 1 MHz
Clock = 32 kHz; V
DD
Monitor Enabled
17
0.5
16
mA
mA
A
Supply Current
(shutdown)
Oscillator not running; V
DD
Monitor
Disabled
0.1 A
Clock Frequency Range
DC
50
MHz
24-BIT A/D CONVERTER
Resolution
(no missing codes)
24
bits
Integral Nonlinearity
Single-ended Mode
Differential Mode
15
ppm
FS
Offset Error
5
ppm
Gain
Error
0.002 %
Common Mode Rejection
Ratio (CMRR)
110 dB
Power Supply Rejection,
DC
80
dB
Power Supply Current

230 A
8-BIT CURRENT-MODE D/A CONVERTERS
Resolution
8
bits
Integral
Nonlinearity
0.5 LSB
Differential Nonlinearity
Guaranteed Monotonic
0.5
1
LSB
Package Information
1
E
D
A2
A
A1
e
A3
E2
R
e
L
Bottom View
Side View
2
3
4
5
6
7
8
9
10
12
13
14
21
20
19
17
16
15
28
27
26
24
23
22
E2
25
2
D2
11
18
D2
2
6 x
e
6 x e
DETAIL 1
DETAIL 1
AA
BB
CC
DD
b
MM
0.80
0.90
1.00
A
MIN
TYP
MAX
0
0.02
0.05
A1
0
0.65
1.00
A2
0.25
A3
0.18
0.23
0.30
b
5.00
D
2.90
3.15
3.35
D2
0.435
AA
0.435
BB
5.00
E
2.90
3.15
3.35
E2
0.5
e
0.18
CC
0.45
0.55
0.65
L
28
N
0.09
R
7
ND
7
NE
0.18
DD
C8051F350DK Development Kit