SP8528 OBSOLETE
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
1
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
SP8528
Micropower Sampling 12-Bit A/D Converter
s
Low Cost
s
12-Bit Serial Sampling ADC
s
Guaranteed +1.0 LSB Max INL
s
Guaranteed No Missing Codes
s
8-Pin NSOIC Plastic Package
s
Low Power @ 230
A including
Automatic Shutdown: 1nA (typ)
s
Full differential input stage
s
Single Supply 3.0V to 5.5V operation
s
Half Duplex Digital Serial Interface
s
Sample Rate: 30.12
S
s
Pin Compatible Upgrade to LTC 1286
DESCRIPTION
The SP8528 is a very low power 12-Bit A/D converter. The SP8528 typically draws 230
A of
supply current when sampling at 33.2 kHz. Supply current drops linearly as the sample rate is
reduced. The ADC automatically powers down when not performing conversions, drawing only
leakage current. The SP8528 is available in 8-Pin NSOIC packages, specified over Commercial
and Industrial temperature ranges. The SP8528 is best suited for Battery-Operated Systems,
Portable Data Acquisition Instrumentation, Battery Monitoring, and Remote Sensing
applications. The serial port allows efficient data transfer to a wide range of microprocessors and
microcontrollers over 3 wires.
Internal
VCC
VCC
GND
REFL
DAC
REFL
Csample P
Csample N
+IN
-IN
SAR
PARALLEL TO
SERIAL SHIFT
REGISTER
12
CS/SHDN
SCLK
TIMING &
CONTROL LOGIC
Dout
VREF
COMPARATOR
INPUT
SWITCHES
SP8528 Block Diagram
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
2
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
ABSOLUTE MAXIMUM RATINGS
These are stress ratings only and functional operation of the device at
these ratings or any other above those indicated in the operation
sections of the specifications below is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect
reliability.
(TA=+25C unless otherwise noted) .....................................................
VCC to GND ................................................................................. 7.0V
Vin to GND .............................................................. -0.3 to VCC +0.3V
Digital input to GND ................................................ -0.3 to VCC +0.3V
Digital output to GND .............................................. -0.3 to VCC +0.3V
Operating Temperature Range
Commercial (J, K Version) ........................................... 0C to 70C
Industrial (A, B Version) .......................................... -40C to +85C
Lead Temperature (Solder 10Sec) ............................................ +300C
Storage Temperature .................................................. -65C to +150C
Power Dissipation to 70C ........................................................ 500mW
SPECIFICATIONS
Unless otherwise noted the following specifications apply for VCC=5V or 3.3V with limits applicable for Tmin to Tmax. Typical applies for Ta=25C.
VCC=5.0V
VCC=3.3V
PARAMETERS
MIN. TYP. MAX. MIN. TYP. MAX.
UNITS
CONDITIONS
DC ACCURACY
Resolution
12
12
Bits
Integral Linearity
J,A
+0.6 +2.0
+0.6 +2.0
LSB
K,B
+0.6 +1.0
+0.6 +1.0
LSB
Differential Linearity Error
J,A
+0.75 +2.0
+0.75 +2.0
LSB
K,B
+0.75 +1.0
+0.75 +1.0
LSB
No Missing Codes
Gain Error
J,A
+2.0 +10
+2.0 +10
LSB
K,B
+2.0
+8
+2.0
+8
LSB
Offset Error
J,A
+1.5
+5
+3.0
+8
LSB
K,B
+1.5
+3
+3.0
+5
LSB
ANALOG INPUT
Input Signal FS Range
0
V
ref
0
V
ref
Input Impedance
On Channel
20
20
pF
In Parallel with 100M
100
100
M
Off Channel
3
3
pF
In Parallel with 100M
100
100
M
Input Bias Current
.001
1
.001
1
A
Analog Input Range
-.05
V
CC
+.05 -.05
V
CC
+.05
Volts
CONVERSION SPEED
Sample Time
1.5
1.5
clock
See Timing Diagrams
cycles
Conversion Time
12
12
clock
See Timing Diagrams
cycles
Complete Cycle
33.2
22.2
kHz
See Timing Diagrams
Clock Period
2.0
3.0
S
See Timing Diagrams
Clock High Time
.9
1.4
S
See Timing Diagrams
Clock Low Time
.9
1.4
S
See Timing Diagrams
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
3
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
SPECIFICATIONS (cont.)
Unless otherwise noted the following specifications apply for VCC=5V or 3.3V with limits applicable for Tmin to Tmax. Typical applies for Ta=25C.
VCC=5.0V
VCC=3.3V
PARAMETERS
MIN. TYP. MAX. MIN. TYP. MAX.
UNITS
CONDITIONS
DIGITAL INPUTS
Input Low Voltage, VIL
0.8
0.8
Volts
V
DD
=5V +5%
Input High Voltage, VIH
2.0
2.0
Volts
V
DD
=5V +5%
Input Current IIN
+2.0
+2.0
A
Input Capacitance
3.0
3.0
pF
DIGITAL OUTPUTS
Data Format
Data Coding
See Timing Diagram
VOH
4.0
2.0
Volts
V
DD
=5V
5%, IOH=-0.4mA
VOL
0.4
0.4
Volts
V
DD
=5V
5%, IOL=+1.6mA
AC ACCURACY
Spurious free Dynamic
86
86
dB
For all FFT's
Range (SFDR)
(Full Differential Mode)
If V
CC
= 5V
fsample = 31.25kHz
fin = 15kHz
Total Harmonic Distortion (THD)
-83
-80
dB
Signal to Noise &
73
72
dB
If V
CC
= 3.3V
Distortion (SINAD)
fsample = 20.8kHz
fin = 5kHz
Signal to Noise (SNR)
73.5
72.5
dB
SAMPLING DYNAMICS
Acquisition Time to 0.01%
2
3
3
4.5
s
-3dB Small Signal BW
4
3
MHz
Aperture Delay
20
30
nS
Aperture Jitter
150
150
pS
Common-Mode Rejection Ratio
70
80
70
80
dB
f
CM
= 15kHz @ 5 volts
2.8kHz @ 3.3 volts
POWER SUPPLIES
Volts
V
CC
+3.0 +5.0 +5.5 +3.0 +3.3 +5.5
I
CC
Operation Mode
230
400
80
300
A
(CS=0) 33.2kHz, 5V conversion
rate. 22.2kHz 3.3 volts
Shutdown Mode
.001
0.5
.001
0.5
A
(CS=1)
Power Dissipation
Operating Mode
1.15
2
0.26 0.99
mW
Shutdown Mode
.005
10
.003
6.6
W
TEMPERATURE RANGE
Commercial
0 to +70C
0 to +70C
C
Industrial
-40 to +85C
-40 to +85C
C
Storage
-65 to +150C
-65 to +150C
C
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
4
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
PIN ASSIGNMENTS
Pin 1- V
REF
- Reference Voltage
Pin 2- +IN - Positive Input
Pin 3- -IN - Negative Input
Pin 4- GND - Ground
Pin 5- CS/SHDN - Chip Select Bar/Shutdown
Pin 6 - D
OUT
- Data Out
Pin 7- SCLK - Serial Clock
Pin 8- V
CC
- Supply
PIN DESCRIPTION
SPECIFICATIONS (cont.)
Recommended Operating Conditions
VCC=5.0V
VCC=3.3V
SYMBOL
PARAMETERS
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
UNITS
V
CC
Supply Voltage
+3.0
+5.0
+5.5
+3.0
+3.3
+5.5
Volts
f
CLK
Clock Frequency
500
333
kHz
t
CVC
Total Cycle Time
30.1
45.15
S
t
suCS
Setup Time CSv
100
150
nS
Before CLK^
t
WHCLK
CLK High Time
.9
1.4
S
T
WHCLK
CLK Low Time
.9
1.4
S
T
WHCS
CS High Time between
100
150
nS
Data Transfers Cycles
V
REF
+IN
-IN
GND
V
CC
SCLK
D
OUT
CS/SHDN
1
2
3
4
8
7
6
5
SP8528
w
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
5
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
The device features automatic shutdown and
will shutdown to a +0.5
A power level as CS
is brought high (de-selected). Power is proportional
to conversion duty cycle and varies from 230
A at 30.1
S (Duty cycle = 100%) to
5.75
A at 1.2 ms (Duty cycle = 2.5%).
Examples:
Conversion rate
I
CC
@ 5V
Duty Cycle
30.1
S
230
A
100%
60.2
S
115
A
50%
120
S
57.5
A
25%
1.20 mS
5.75
A
2.5%
The device can be configured such that it
delivers serial data MSB first requiring 15 clock
periods for a full conversion. Alternately, the
device can be programmed to deliver 12 bits of
data MSB first, followed by the same 12 bits of
data LSB first. This sequence will require 26
clock periods to complete. Please refer to the
timing diagram.
Circuit Operation
The SP8528 is a SAR converter with full
differential sampled front end, capacitive DAC,
precision comparator, Successive Approximations
Register, control logic and data output register.
After the input is sampled and held the
conversion process begins. The DAC MSB is
set and its output is compared with the signal
input, if the DAC output is less than the input,
the comparator outputs a one which is latched
into the SAR and simultaneously made
available at the ADC serial output pin. Each bit
is tested in a similar manner until the SAR
contains a code which represents the signal input
to within +1/2 LSB. During this process the SAR
content has been shifted out of the ADC serially.
If the MSB first format was chosen, the data will
appear at the DOUT pin MSB through LSB in 15
clock periods. If LSB first data is desired, 26
SCLK's are needed to
complete a transfer. The LSB
appears at clock 15, with
successive bits clocked out
until the MSB appears at
clock 26. All subsequent
SCLK's with CS = 0 shift out
0. Note that the Chip Select
Bar pin must be toggled high
DESCRIPTION
The SP8528 is a 12 bit full differential sampling
ADC with a serial data interface. The ADC
samples and converts 12 bits of data in 30.1
S
with a 5V supply voltage applied. The SP8528
will also operate at a 3.3V supply at 45.15
S
throughput. The device automatically shuts
down to a +0.5
A (MAX) level as soon as the
chip is deselected (CS=1). Serial data output is
available in an MSB first or LSB first format.
FEATURES
The input sampling scheme is full differential,
where the maximum full scale range is V
REF
. The
signal is applied between +IN and -IN. The
signals applied at each input may both be
dynamic. This is in contrast with pseudo
differential devices which must have input low
held at a constant level during conversion. The
converter will provide significant common mode
rejection because of the full differential
sampling. Each input independently must
remain between ground and Vcc to avoid
clamping the inputs. For proper conversion the
differential input (+IN - -IN) must be less than
or equal to Vref.
The device uses a capacitive DAC architecture
which provides the sampling behavior. This
results in full Nyquist performance at the
fastest throughput rate (33.2kHz) the device is
capable of.
The power supply voltage is variable from 3.0V
to 5.5V which provides supply flexibility. At the
5.0V supply level, conversion plus sampling
time is 30.1
S and supply current is 230
A
(1.15 mW). With a 3.3V supply the conversion
plus sampling time is 45.15
S and current is
reduced to 80
A (0.26 mW).
INPUT VOLTAGE
INPUT VOLTAGE
OUTPUT
(+IN - -IN)
AT V
REF
= 5V
CODE
0 LSB
0V
000000000000
1 LSB
0.00122V
000000000001
2048 LSB
2.5000V
100000000000
4094 LSB
4.9976V
111111111110
4095 LSB
4.9988V
111111111111
ADC TRANSFER FUNCTION
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
6
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
between conversions. The DOUT pin will be in a
high impedance state whenever Chip Select Bar
is high. After Chip Select Bar has been toggled
and brought low again, the converter begins a
new conversion.
Single Ended or Full
Differential Operation
The SP8528 has a balanced full differential front
end. The SP8528 can be used in this manner, or
it can be used in single-ended circuits as well.
For single-ended systems, simply tie the -IN to
the Reference Low of the input signal, which is
allowed to range from 0V to V
CC
. For a full
differential sampling configuration, both inputs
are sampled and held simultaneously. Because
of the balanced differential sampling, dynamic
common mode noise riding along the input
signal is cancelled above and beyond DC noise.
This is a significant improvement over psuedo-
differential sampling schemes, where the low
side of the input must remain constant during
the conversion, and therefore only DC noise (i.e.
signal offset) is cancelled. If AC common mode
noise is left to be converted along with the
differental component, the output signal will be
degraded.
Full differential sampling allows flexibility in
converting the input signal. If the signal low-
side is already tied to a ground elsewhere in the
system, it can be hardwired to the low side
input (i.e., -IN) which acts as a signal ground
sense, breaking a potential ground loop. It is also
possible to drive the inputs balanced differential,
as long as both inputs are within the power rails.
In this configuration, both the high and low
signals have the same impedance looking back
to ground, and therefore pick up the same noise
along the physical path from signal source (i.e.,
sensor, transducer, battery) to the converter. This
noise becomes common mode, and is cancelled
out by the differential sampling of the SP8528.
Layout Considerations
To preserve the high resolution and linearity of
the SP8528 attention must be given to circuit
board layout, ground impedance and bypassing.
A circuit board layout which includes separate
analog and digital ground planes will prevent
the coupling of noise into sensitive converter
circuits and will help to preserve the dynamic
performance of the device. In single ended
mode, the analog input signal should be
referenced to the ground pin of the converter.
This prevents any voltage drops that occur in
the power supply's common return from
appearing in series with the input signal.
In full differential mode, the high and low side
board traces should run close to each other, with
the same layout. This will insure that any noise
coupling will be common mode, and cancelled
by the converters (patent pending) full differential
architecture.
If separate analog and digital ground planes are
not possible, care should be used to prevent
coupling between analog and digital signals. If
analog and digital lines must cross, they should
do so at right angles. Parallel analog and digital
lines should be separated by a circuit board trace
which is connected to common.
The reference pin on the SP8528 should be kept
as clean as possible. A noise signal of 1.22mV
(for VREF = 5.0V) will produce 1 lsb of error
in the output code. For convenience, the VREF
pin can be tied to the VCC pin, but now the same
care should be taken with the VCC pin as with
the VREF pin. Whether or not VCC is tied to
VREF, the VCC pin should always be bypassed
to the GROUND pin with a parallel combination
of a 6.8
F tantalum and a 0.1
F ceramic
capacitor. To maintain maximum system
accuracy, the supply connected to the VCC pin
should be well isolated from digital supplies and
wide load variations. A separate conductor from
the supply regulator to the A/D converter will
limit the effects of digital switching elsewhere
in the system. Power supply noise can degrade
the converters performance. Especially corrupting
are noise and spikes from a switching power
supply.
To avoid introducing distortion when driving the
A/D converter input, the input signal source
should be able to charge the SP8528's equivalent
20 pF of input capacitance from zero volts to
the signal level in 1.5 clock periods.
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
7
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
SP8528 Timing Diagram
Tcyc
POWER UP
POWER DOWN
Twhcs
PD
PU
CSN
SCLK
Dout
X
1
HI-Z
0
D11
10
D10
D9
D7
D5
D3
D1
D8
D6
D4
D2
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
0
HI-Z
15
20
25 26
X
Tconv
Tsample
Tsucs
Tscsu
Ten
Thdo
Twhclk Twlclk
Tclk
Tdis
Tr
Tf
10% - 90%
HI-Z
CSN
SCLK
Dout
Tcyc
POWER
DOWN
PD
POWER UP
PU
Twhcs
X
10
15
1
CSN
SCLK
Dout
X
HI-Z
HI-Z
D11
D10
D9
D7
D5
D3
D1
D8
D6
D4
D2
D0
Tconv
Tsample
0
FIGURE 1. MSB FIRST TIMING
FIGURE 3. DETAILED TIMING
FIGURE 2. LSB FIRST TIMING
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
8
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
Icc vs. Sampling Rate
(Clock Rate = 333kHz)
Vcc = 3.3V
90.0
80.0
70.0
60.0
50.0
40.0
30.0
20.0
10.0
0.0
10
100
1000
10000
100000
Icc (
A)
conversion time (
s)
Icc vs. Sampling Rate
(Clock Rate = 500kHz)
Vcc = 5V
50.0
0.0
10
100
1000
10000
100000
Icc (
A)
conversion time (
s)
100.0
150.0
200.0
250.0
Vcc = 5V
Vref = 5V
+1
+1
-1
-1
DNLE
INLE
Vcc = 3.3V
Vref = 3.3V
+1
+1
-1
-1
DNLE
INLE
Vcc = 5V
Vref = 3V
+1
+1
-1
-1
DNLE
INLE
Input CMRR
Vcc = 5V
20
0
10.0E+0
CMRR (dB)
common mode frequency(Hz)
40
60
80
100
100.0E+0 1.0E+3
10.0E+3 100.0E+3 1.0E+6
0
4095
0
4095
0
4095
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
9
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
Icc vs. Temperature
250
240
230
220
210
200
-50
A
temperature (C)
-25
0
25
50
75
100
125
Gain vs. Temperature
6.00
4.00
2.00
0.00
-4.00
-6.00
-50
LSB
temperature (C)
-25
0
25
50
75
100
125
-2.00
Offset vs. Temperature
6
4
2
0
-4
-6
-50
LSB
temperature (C)
-25
0
25
50
75
100
125
-2
FFT 20 dB/div
0
Spectral Density (dB)
frequency
15.6kHz
SNR =
THD =
SINAD =
SFDR =
Vinamp =
73.01 dB
-79.54 dB
72.14 dB
84.66 dB
-0.47 dB
Spurious Free Dynamic Range
50
1000
SFDR (dB)
input frequency (Hz)
60
70
80
90
10000
100000
SINAD
50
1000
SINAD (dB)
input frequency (Hz)
60
70
80
90
10000
100000
Signal to Noise Ratio
50
1000
SNR (dB)
input frequency (Hz)
60
70
80
90
10000
100000
Total Harmonic Distortion
-90
1000
THD (dB)
input frequency (Hz)
-80
-70
-60
-50
10000
100000
For all plots, V
CC
= 5V, Conversion Rate = 31.25kHz.
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
10
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
D
ALTERNATE
END PINS
(BOTH ENDS)
D1 = 0.005" min.
(0.127 min.)
E
PACKAGE: PLASTIC
DUALINLINE
(NARROW)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
A = 0.210" max.
(5.334 max).
E1
C
L
A2
A1 = 0.015" min.
(0.381min.)
B
B1
e = 0.100 BSC
(2.540 BSC)
e
A
= 0.300 BSC
(7.620 BSC)
A2
B
B1
C
D
E
E1
L
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.735/0.775
(18.669/19.685)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.355/0.400
(9.017/10.160)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
22PIN
8PIN
14PIN
16PIN
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
1.145/1.155
(29.083/29.337)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.780/0.800
(19.812/20.320)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
18PIN
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.880/0.920
(22.352/23.368)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
20PIN
0.115/0.195
(2.921/4.953)
0.014/0.022
(0.356/0.559)
0.045/0.070
(1.143/1.778)
0.008/0.014
(0.203/0.356)
0.980/1.060
(24.892/26.924)
0.300/0.325
(7.620/8.255)
0.240/0.280
(6.096/7.112)
0.115/0.150
(2.921/3.810)
0/ 15
(0/15)
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
11
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
D
E
H
PACKAGE: PLASTIC
SMALL OUTLINE (SOIC)
(NARROW)
DIMENSIONS (Inches)
Minimum/Maximum
(mm)
8PIN
A
A1
L
B
e
h x 45
A
A1
B
D
E
e
H
h
L
0.053/0.069
(1.346/1.748)
0.004/0.010
(0.102/0.249
0.014/0.019
(0.35/0.49)
0.189/0.197
(4.80/5.00)
0.150/0.157
(3.802/3.988)
0.050 BSC
(1.270 BSC)
0.228/0.244
(5.801/6.198)
0.010/0.020
(0.254/0.498)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
14PIN
0.053/0.069
(1.346/1.748)
0.004/0.010
(0.102/0.249)
0.013/0.020
(0.330/0.508)
0.337/0.344
(8.552/8.748)
0.150/0.157
(3.802/3.988)
0.050 BSC
(1.270 BSC)
0.228/0.244
(5.801/6.198)
0.010/0.020
(0.254/0.498)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
16PIN
0.053/0.069
(1.346/1.748)
0.004/0.010
(0.102/0.249)
0.013/0.020
(0.330/0.508)
0.386/0.394
(9.802/10.000)
0.150/0.157
(3.802/3.988)
0.050 BSC
(1.270 BSC)
0.228/0.244
(5.801/6.198)
0.010/0.020
(0.254/0.498)
0.016/0.050
(0.406/1.270)
0/8
(0/8)
SP8528DS/01
SP8528 Micropower Sampling 12-Bit A/D Converter
Copyright 2000 Sipex Corporation
12
OBSOLETE - HIST
ORICAL REFERENCE ONL
Y
ORDERING INFORMATION
Model ........................................................ Linearity (LSB) ..................... Temperature Range ............................................................... Package
SP8528BN ..........................................................
1.0 .................................... 40C to +85C .............................................. 8-pin, 0.3" Plastic DIP
SP8528KN ..........................................................
1.0 ..................................... 0C to +70C ............................................... 8-pin, 0.3" Plastic DIP
SP8528BS ..........................................................
1.0 .................................... 40C to +85C ......................................... 8-pin, 0.15" Plastic SOIC
SP8528KS ..........................................................
1.0 ..................................... 0C to +70C .......................................... 8-pin, 0.15" Plastic SOIC
SP8528AN ..........................................................
2.0 .................................... 40C to +85C .............................................. 8-pin, 0.3" Plastic DIP
SP8528JN ...........................................................
2.0 ..................................... 0C to +70C ............................................... 8-pin, 0.3" Plastic DIP
SP8528AS ..........................................................
2.0 .................................... 40C to +85C ......................................... 8-pin, 0.15" Plastic SOIC
SP8528JS ...........................................................
2.0 ..................................... 0C to +70C .......................................... 8-pin, 0.15" Plastic SOIC
Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the
application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.
Corporation
SIGNAL PROCESSING EXCELLENCE
Sipex Corporation
Headquarters and
Sales Office
22 Linnell Circle
Billerica, MA 01821
TEL: (978) 667-8700
FAX: (978) 670-9001
e-mail: sales@sipex.com
Sales Office
233 South Hillview Drive
Milpitas, CA 95035
TEL: (978) 934-7500
FAX: (978) 935-7600
Far East:
JAPAN:
Nippon Sipex Corporation
Yahagi No. 2 Building
3-5-3 Uchikanda, Chiyoda-ku
Tokyo 101
TEL: 81.3.3256.0577
FAX: 81.3.3256.0621
European Sales Offices:
ENGLAND:
Sipex Corporation
2 Linden House
Turk Street
Alton Hampshire GU34 IAN
England
TEL: 44-1420-549527
FAX: 44-1420-542700
e-mail: mikeb@sipex.co.uk
GERMANY:
Sipex GmbH
Gautinger Strasse 10
82319 Starnberg
TEL: 49.81.51.89810
FAX: 49.81.51.29598
e-mail: sipex-starnberg@t-online.de
Please consult the factory for pricing and availability on a Tape-On-Reel option.
PDF 
ZIP