CXD2951GA-2

176 pin LFLGA (Plastic)

Single Chip GPS LSI

Description

The CXD2951GA-2 is a dedicated single chip LSI

for the GPS (Global Positioning System), satellite-
based location measurement system. This LSI
enables the configuration of a single chip system
providing a cost-effective, low-power solution.

Compared with conventional methods, position

detection time and sensitivity are substantially
improved with the use of an advanced signal
processing scheme. With the integration of both the
Radio and baseband blocks into a single CMOS IC,
the CXD2951GA-2 is ideal for use in automotive,
cellular handset, handheld navigation, mobile
computing and other location-based applications.

Features
· 12-channel GPS receiver capable of simultaneously

receiving 12 satellites

· Reception frequency: 1575.42MHz

(L1 band, CA code)

· Reference clock (TCXO) frequency:

18.414MHz (GPS, Sony standard),

The unique frequency of major applications is available,
such as GSM and W-CDMA. (optional)

13.000MHz (GSM),
14.400MHz (CDMA),
16.368MHz (GPS),
19.800MHz (PDC/CDMA),
26.000MHz (GSM)

· 32 bits RISC CPU (ARM7TDMI)
· 288K-bytes Program ROM
· 72K-bytes Data RAM

Power is supplied only to 8K-byte Data RAM while
in backup mode.

· System power management
· 1-channel UART
· Internal RTC (Real Time Clock)
· 10-bit successive approximation system A/D

converter, A/D data available on NMEA messages

· All-in-view positioning
· Communication format: Supports NMEA-0183
· 1 PPS output
· Supports assisted-GPS for cellular (optional)

Radio
· Image Rejection Mixer
· VCO Tank
· IF Filters

Structure

Silicon gate CMOS IC

Absolute Maximum Ratings
· Supply voltage I/O

IOV

0.5 to +4.6

· Supply voltage core

0.5 to +2.5

· Supply voltage radio

0.5 to +2.5

· Input voltage

0.5 to +6

· Output voltage

0.5 to +6

· Operating temperature Topr

40 to +85

°C

· Storage temperature

Tstg

50 to +150

°C

Recommended Operating Conditions
· Supply voltage I/O

IOV

3.0 to 3.6

Under operation with internal ROM, using no
external expansion bus:

IOV

2.6 to 3.6

Under operation in backup mode:

BKUPIOV

2.5 (Min.) V

· Supply voltage core

1.62 to 1.98

· Supply voltage radio

1.62 to 1.98

· Operating temperature Topr

40 to +85

°C

Input/Output Pin Capacitance (Baseband)
· Input capacitance

9 (Max.)

· Output capacitance

OUT

11 (Max.)

· I/O capacitance

I/O

11 (Max.)

E04445A49

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

CXD2951GA-2

Performance

Baseband

· Tracking sensitivity:

152dBm (average) or less

· Acquisition sensitivity: 139dBm (average) or less in Normal mode

150dBm (average) or less in High sensitivity mode

Reference data using the Sony's reference board when using both an antenna of 0dBi and a RF amplifier
with NF

2dB, 25dB gain.

· TTFF (Time to First Fix):

Time until initial position measurement after power-on with the following conditions:

Cold Start (without both ephemeris and almanac time): 50s (average) / 60s (95% possibility)
Warm Start (without ephemeris but with almanac time): 35s (average) / 40s (95% possibility)
Hot Start (with both ephemeris and almanac time): 2s (minimum) / 6s (95% possibility)

Reference data with elevation angle of 5° or more and no interception environment with satellite powers

130dBm. (Not in High sensitivity mode)

Note) "95% possibility" means "position time with 95% possibility".

· Positioning accuracy:

2DRMS: approx. 5m

Reference data with elevation angle of 5° or more and no interception environment with satellite powers

130dBm.

· Measurement data update time: 1s

· Power consumption:

50mW (average) while position calculating with tracking satellites in low power mode
120mW (average) while position calculating with acquiring and tracking satellites

Reference data using the Sony's reference board when the reference clock input is 18.414MHz, and its
amplitude is 3.3V swing.

· 1PPS output

1µs or less precision, 1PPS outputs from ECLKOUT (Pin 97).

Note) These values are not guaranteed, depending on the conditions.

Radio

· Total Gain (typ.):

100dB

· Noise figure (typ.):

8dB

· Synthesizer phase noise (typ.):

70dBc/Hz (10kHz)
80dBc/Hz (100kHz)

· PLL spurious (typ.):

45dBc (inside fosc ±1.023MHz)
55dBc (outside fosc ±1.023MHz)

Note) These values are not guaranteed.

CXD2951GA-2

Pin Configuration (Top View)

176

137

135

140

100

103

105

107

122

125

127

129

133

136

161

157

156

158

154

153

143

141

144

139

138

142

169

164

166

167

163

162

165

159

160

147

149

151

145

146

148

155

150

152

173

171

168

174

172

102

104

106

110

118

120

126

128

130

101

108

121

123

124

131

132

134

175

170

111

113

119

112

115

116

109

114

117

EA3

EA5

EA9

IOV

ETEST0

IF2GND IF1GND

TEST

OUTP

MIXGND LNASRC

RFIN

EA0

EA2

EA4

EA7

EA8

EA11

VCOM

IF1V

TEST

OUTN

MIXGND MIXGND LNASRC MIXGND NRING

EA1

EA6

EA10

EA12

ETEST1

RREF

IF2V

TESTINN

TEST

OUTD

TESTINP RFSUB RFRREF LNAMAT

ECLKI

IOV

VCO VCODE

CAP

VCO

ECLKO

IOV

EXROMI

LPFRF

EADVRB ECLKOUT EAVDPLL

PLL V

PLL

LPFIF

EVIN1 EAVSPLL

EVIN0

ETESTTCK TMS RADIOSUB

EVIN3 EAVSAD

EVIN2

ETESTTMS TDI

TCK

ETEST3 EAVDAD EADVRT

ETESTTDI ETESTTINT TDO

BKUPIOV

ECLKS1 ECLKS2

EPORT10

EPORT8 IOV

ECLKS0 IOV

EXCS1

EPORT6

EPORT5 EPORT9

EXOE

EXCS0

EXWE3

EPORT4

EPORT2 EPORT7

IOV

ETEST4

ETESTTDO

ECCKI BKUPCV

BKUPCV

TRST

IOV

1 EXTCXO

ECCKO BKUPIOV

EOSCEN

EPORT12 EPORT11 ETCXO

EXWE2

IOV

EXWE1

ED27

ED25

ED21

ED12

ED9

ED5

ED3

ED1

ERXD0 EPORT0 IOV

6 EPORT3

EXWE0

IOV

ED31

ED29

ED26

ED23

IOV

ED13

ED11

ED7

ED6

IOV

ETXD0 EPORT1

ED30

ED28

ED24

ED22

ED20

IOV

ED14

ED10

IOV

EA15

EA19

EA13

EA16

EA18

EA14

EA17

ETEST2

ED19

ED17

ED15

ED18

ED16

EXRS ETESTXRS

ED8

ED4

ED2

ED0

: Pin 1 index.

CXD2951GA-2

Pin Description

No.

Symbol

EPORT0

EPORT1

EPORT2

EPORT3

EPORT4

EPORT5

EPORT6

EPORT7

EPORT8

EPORT9

EPORT10

EPORT11

EPORT12

IOV

ETCXO

EXTCXO

TRST

ETESTTINT

TDO

ETESTTDO

TDI

ETESTTDI

TCK

ETESTTCK

TMS

I/O

I/O/Z

Description

I/O port 0
(with a software controllable pull-down resistor, Connected to GND with a resistor.)

I/O port 1
(with a software controllable pull-down resistor, See software application note.)

I/O port 2
(with a software controllable pull-down resistor, See software application note.)

I/O port 3
(with a software controllable pull-down resistor, See software application note.)

I/O port 4
(with a software controllable pull-down resistor, See software application note.)

I/O port 5
(with a software controllable pull-down resistor, See software application note.)

I/O port 6
(with a software controllable pull-down resistor, See software application note.)

I/O port 7
(with a software controllable pull-down resistor, See software application note.)

I/O port 8
(with a software controllable pull-down resistor, See software application note.)

I/O port 9
(with a software controllable pull-down resistor, See software application note.)

I/O port 10
(with a software controllable pull-down resistor, See software application note.)

I/O port 11
(with a software controllable pull-down resistor, See software application note.)

I/O port 12
(with a software controllable pull-down resistor, See software application note.)

GND

3.3V

TCXO oscillator (Frequency selectable, See software application note.)

GND

1.8V

Test (Open, with a pull-down resistor)

Test

Test (Open, with a pull-up resistor)

Test (Open, with a pull-down resistor)

Test (Open, with a pull-up resistor)

Ð­Ð»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: CXD2951GA-2

ÐÐ»ÐµÐºÑ‚Ñ€Ð¾Ð½Ð½Ñ‹Ð¹ ÐºÐ¾Ð¼Ð¿Ð¾Ð½ÐµÐ½Ñ‚: CXD2951GA-2