ChipFind - документация

Электронный компонент: CXD2951GL-4

Скачать:  PDF   ZIP
- 1 -
E05313-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license
by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating
the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXD2951GL-4
Single Chip GPS LSI
Description
The CXD2951GL-4 is a dedicated single chip LSI for the GPS (Global Positioning System), satellite-based
location measurement system. This LSI enables the configuration of a single chip system providing a cost-
effective, low-power solution.
Compared with conventional methods, position detection time and sensitivity are substantially improved with
the use of an advanced signal processing scheme. With the integration of both the Radio and baseband blocks
into a single CMOS IC, the CXD2951GL-4 is ideal for use in automotive, cellular handset, handheld navigation,
mobile computing and other location-based applications.
Features
WAAS support
12-channel GPS receiver capable of simultaneously receiving 12 satellites
Reception frequency: 1575.42MHz (L1 band, CA code)
Reference clock (TCXO) frequency: 18.414MHz (GPS, Sony standard),
The unique frequency of major applications is available, such as GSM and W-CDMA. (optional)
13.000MHz (GSM),
14.400MHz (CDMA),
16.368MHz (GPS),
19.800MHz (PDC/CDMA),
26.000MHz (GSM)
32 bits RISC CPU (ARM7TDMI)
288K-bytes Program ROM
72K-bytes Data RAM
Power is supplied only to 8K-byte Data RAM while in backup mode.
System power management
1-channel UART
Internal RTC (Real Time Clock)
10-bit successive approximation system A/D converter
All-in-view positioning
Communication format: Supports NMEA-0183 (Ver 3.01)
1PPS output
<
RADIO
>
Image Rejection Mixer
VCO Tank
IF Filters
CXD2951GL-4
- 2 -
Package
183 pin VFLGA (Plastic)
Structure
Silicon gate CMOS IC
Absolute Maximum Ratings
Recommended Operating Conditions
Input/Output Pin Capacitance (Baseband)
Supply voltage I/O
IOV
DD
0.5 to +4.6
V
Supply voltage core
CV
DD
0.5 to +2.5
V
Supply voltage radio
V
DD
0.5 to +2.5
V
Input voltage
V
I
0.5 to +6
V
Output voltage
V
O
0.5 to +6
V
Operating temperature
Topr
40 to +85
C
Storage temperature
Tstg
50 to +150
C
Supply voltage I/O
IOV
DD
3.0 to 3.6
V
*
Under operation with internal ROM, using no external expansion bus:
IOV
DD
2.6 to 3.6
V
*
Under operation in backup mode:
BKUPIOV
DD
2.5 (Min.)
V
Supply voltage core
CV
DD
1.62 to 1.98
V
Supply voltage radio
V
DD
1.62 to 1.98
V
Operating temperature
Topr
40 to +85
C
Input pin capacitance
C
IN
9 (Max.)
pF
Output pin capacitance C
OUT
11 (Max.)
pF
I/O pin capacitance
C
I/O
11 (Max.)
pF
CXD2951GL-4
- 3 -
Performance
Baseband
Tracking sensitivity: 152dBm (average) or less
Acquisition sensitivity: 139dBm (average) or less in Normal mode
*
Reference data using the Sony's reference board when using both an antenna of 0dBi and a RF amplifier
with NF
2dB, 25dB gain.
TTFF (Time to First Fix):
Time until initial position measurement after power-on with the following conditions:
Cold Start (without both ephemeris and almanac time): 40s (average) / 50s (95% possibility)
Warm Start (without ephemeris but with almanac time): 33s (average) / 40s (95% possibility)
Hot Start (with both ephemeris and almanac time): 2s (minimum) / 3s (95% possibility)
*
Reference data with elevation angle of 5
or more and no interception environment with satellite powers
130dBm.
Note) "95% possibility" means "position time with 95% possibility".
Positioning accuracy:
2DRMS: approx. 2m
*
Reference data with elevation angle of 5
or more and no interception environment with satellite powers
30dBm.
Measurement data update time: 1s
Power consumption:
50mW (average) while position calculating with tracking satellites in low power mode
120mW (average) while position calculating with acquiring and tracking satellites
*
Reference data using the Sony's reference board when the reference clock input is 18.414MHz, and its
amplitude is 3.3V swing.
1PPS output
1
s or less precision, 1PPS outputs from ECLKOUT (Pin 97).
Note) These values are not guaranteed, depending on the conditions.
Radio
Total Gain (typ.):
100dB
Noise figure (typ.):
8dB
Synthesizer phase noise (typ.):
70dBc/Hz (10kHz)
80dBc/Hz (100kHz)
PLL spurious (typ.):
45dBc (inside fosc
1.023MHz)
55dBc (outside fosc
1.023MHz)
Note) These values are not guaranteed.
CXD2951GL-4
- 4 -
System Block Diagram
ROM
288KB
RAM
72KB
Timer
3ch
ARM7TDMI
Costas Loop & DLL
1 bit
LPF
BPF
Down
Converter
Freq.
Synthesizer
TCXO
CPU
LNA
SAW
Reference clock
18.414MHz
(GPS, Sony standard)
TCXO
LNA
1575.42MHz
1.023MHz
RF/IF
1575.42MHz
1.023MHz
Computation
& Control
Control Acquisition
&
Tracking block
Position calculating
Acquisition Block
Acquire GPS signals
Tracking Block
Locking to GPS signals
12ch correlations
RTC
I/O
UART
A/D
X'tal
32.768kHz
CXD2951GL-4
- 5 -
Pin Configuration
(Top View)
6
3
176
81
83
82
137
135
140
85
86
84
96
98
100
103
105
107
122
125
127
129
133
136
62
60
61
161
157
156
64
63
65
158
154
153
76
77
74
143
141
144
79
80
78
139
138
142
53
48
55
169
164
166
57
54
52
167
163
162
59
56
58
165
159
160
71
70
69
147
149
151
75
73
72
145
146
148
67
68
66
155
150
152
50
46
51
173
171
168
47
44
43
39
35
32
28
24
21
9
174
172
90
92
93
94
102
104
106
110
118
120
126
128
130
87
88
89
91
95
97
99
101
108
121
123
124
131
132
134
49
45
40
37
33
31
27
29
25
11
7
5
1
175
170
42
41
38
36
34
30
26
22
14
10
8
15
12
111
113
119
19
112
115
116
109
114
117
23
20
13
18
17
16
4
2
EA3
EA5
CV
SS
3
EA9
IOV
DD
2
ETEST0
CV
SS
2
IF2GND
IF1GND
TEST
OUTP
MIXGND LNASRC
RFIN
1
2
3
4
5
6
10
11
12
13
14
15
16
17
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
EA0
EA2
EA4
EA7
EA8
EA11
CV
DD
2
VCOM
IF1V
CC
TEST
OUTN
MIXGND
MIXGND
LNASRC
MIXGND
NRING
CV
DD
4
EA1
EA6
CV
DD
3
EA10
EA12
ETEST1
RREF
IF2V
CC
TESTINN
TEST
OUTD
TESTINP
RFSUB
RFRREF
LNAMAT
ECLKI
CV
SS
4
IOV
DD
3
V
DD
VCO
VCODE
CAP
V
SS
VCO
ECLKO
IOV
SS
3
EXROMI
V
DD
CP
LPFRF
V
SS
CP
EADVRB
ECLKOUT EAVDPLL
V
DD
PLL
V
SS
PLL
LPFIF
EVIN1
EAVSPLL
EVIN0
ETEST
TCK
TMS
RADIOSUB
EVIN3
EAVSAD
EVIN2
ETEST
TMS
TDI
TCK
ETEST3
EAVDAD
EADVRT
ETEST
TDI
ETEST
TINT
TDO
BKUPIOV
DD
ECLKS1
ECLKS2
EPORT10
EPORT8
IOV
SS
1
ECLKS0
IOV
SS
4
EXCS1
EPORT6
EPORT5
EPORT9
EXOE
EXCS0
EXWE3
EPORT4
EPORT2
EPORT7
IOV
DD
7
IOV
SS
8
ETEST4
ETEST
TDO
CV
DD
1
CV
SS
1
ECCKI
BKUPCV
DD
BKUPCV
SS
TRST
IOV
DD
1
EXTCXO
ECCKO
BKUPIOV
SS
EOSCEN
EPORT12
EPORT11
ETCXO
EXWE2
IOV
SS
5
EXWE1
ED27
ED25
ED21
ED12
ED9
ED5
ED3
ED1
ERXD0
EPORT0
IOV
DD
6
EPORT3
EXWE0
IOV
DD
4
ED31
ED29
ED26
ED23
IOV
DD
5
ED13
ED11
ED7
ED6
CV
SS
6
IOV
SS
7
ETXD0
EPORT1
ED30
ED28
ED24
ED22
ED20
IOV
SS
6
ED14
ED10
IOV
SS
2
EA15
EA19
7
8
9
1
2
3
4
5
6
10
11
12
13
14
15
16
17
7
8
9
EA13
NC
NC
NC
NC
NC
NC
NC
EA16
EA18
EA14
EA17
ETEST2
ED19
ED17
ED15
ED18
CV
SS
5
CV
DD
5
ED16
EXRS
ETESTXRS
ED8
ED4
ED2
ED0
CV
DD
6
: Pin 1 index.