ChipFind - документация

Электронный компонент: CXP847P60R-1

Скачать:  PDF   ZIP
Description
The CXP847P60 is a CMOS 8-bit single chip
microcomputer integrating on a single chip an A/D
converter, serial interface, timer/counter, time base
timer, capture timer/counter, FRC capture unit, high-
precision timing pattern generation circuit, PWM
output, and the like besides the basic configurations
of 8-bit CPU, PROM, RAM, and I/O ports.
The CXP847P60 also provides the sleep/stop
functions that enable to execute the power-on reset
function and lower the power consumption.
The CXP847P60 is the PROM-incorporated version
of the CXP84716/84720/84724 with built-in mask
ROM. This provides the additional feature of being
able to write directly into the program. Thus, it is
most suitable for evaluaiton use during system
development and for small-quantity production.
Features
A wide instruction set (213 instructions) which covers various types of data.
-- 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
Minimum instruction cycle
250ns at 16MHz operation (4.5 to 5.5V)
333ns at 12MHz operation (3.0 to 5.5V)
Incorporated PROM capacity
60K bytes
Incorporated RAM capacity
2144 bytes
Peripheral functions
-- A/D converter
8 bits, 8 channels, successive approximation method
(Conversion time of 1.6s at 16MHz)
-- Serial interface
Srart-stop synchronization (UART), 1 channel
Incorporated buffer RAM (Auto transfer for 1 to 32 bytes), 2 channels
8-bit clock syncronization (MSB/LSB first selectable), 1 channel
-- Timer
8-bit timer, 8-bit timer/counter, 19-bit time base timer,
16-bit capture timer/counter
-- FRC capture unit
Incorporated 24-bit and 6-stage FIFO
-- High-precision timing pattern generation circuit
PPG: maximum of 11 pins, 16 stages programmable, 2 channels
-- PWM output
8 bits, 8 channels
Interruption
19 factors, 15 vectors, multi-interruption possible
Standby mode
Sleep/stop
Package
100-pin plastic QFP/LQFP
Structure
Silicon gate CMOS IC
1
CXP847P60
E97119A1X-PS
CMOS 8-bit Single Chip Microcomputer
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
100 pin QFP (Plastic)
100 pin LQFP (Plastic)
2
CXP847P60
RAM
2144 BYTES
SPC 700
CPU CORE
INTERRUPT CONTROLLER
A/D CONVERTER
INT3
INT1
INT0
INT2
AN0 to AN7
8
RST
V
DD
V
SS
EXTAL
XTAL
AV
REF
AV
SS
RxD
TxD
PROM
60K BYTES
2
CLOCK
GENERATOR/
SYSTEM CONTROL
PORT A
6
2
PA0 to PA7
PB0 to PB7
PC0 to PC7
PD0 to PD7
PE0 to PE5
PE6 to PE7
PF0 to PF5
PG0 to PG7
PI0 to PI7
PORT B
PORT C
PORT D
PORT E
PORT F
PORT G
PORT I
PH0 to PH7
PORT H
UART RECEIVER
UART TRANSMITTER
UART BAUD RATE
GENERATOR
8
8
8
8
6
8
8
8
NMI
INT4
NMI
2
PWM0
8 BIT PWM GENERATOR 0
8 BIT PWM GENERATOR 1
PWM1
SERIAL
INTERFACE
UNIT (CH0)
BUFFER
RAM
CS0
SI0
SO0
SCK0
SERIAL
INTERFACE
UNIT (CH1)
16 BIT CAPTURE
TIMER/COUNTER 2
TO
8 BIT TIMER/COUNTER 0
8 BIT TIMER 1
EC0
CINT
EC1
SERIAL INTERFACE UNIT
(CH2)
SI2
SO2
SCK2
PF6
PJ0 to PJ7
PORT J
8
AV
DD
8 BIT PWM GENERATOR 2
PWM2
8 BIT PWM GENERATOR 3
PWM3
8 BIT PWM GENERATOR 4
PWM4
8 BIT PWM GENERATOR 5
PWM5
8 BIT PWM GENERATOR 6
PWM6
8 BIT PWM GENERATOR 7
PWM7
CS1
SI1
SO1
SCK1
PF7
BUFFER
RAM
PROGRAMMABLE
PATTERN
GENERATOR
(CH1)
PRESCALER/
TIME BASE TIMER
FRC
CAPTURE UNIT
FIFO
11
11
4
BUFFER
RAM
PROGRAMMABLE
PATTERN
GENERATOR
(CH0)
PPO0
to
PPO10
PPO11
to
PPO21
EXI0
to
EXI3
BUFFER
RAM
Block Diagram
3
CXP847P60
Pin Assignment (Top View) 100-pin QFP package
PF3
PF4
PF5
PF6/TxD
PF7/RxD
PD0/PPO0
PD1/PPO1
PD2/PPO2
PD3/PPO3
PD4/PPO4
PD5/PPO5
PD6/PPO6
PD7/PPO7
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PH0/PPO8
PH1/PPO9
PH2/PPO10
PH3/PPO11
PH4/PPO12
PH5/PPO13
PH6/PPO14
PH7/PPO15
PJ0/PPO16
PI1/INT1
PI0/INT0
PE7/TO
PE6
PE5
PE4
PE3/NMI
PE2
PE1/EC1
PE0/EC0
PB7/SO1
PB6/SI1
PB5/SCK1
PB4/CS1
PB3
PB2
PB1
PB0/CINT
SO0
SI0
SCK0
CS0
PA7
PA6
PA5
PA4
PA3/AN7
PA2/AN6
PA1/AN5
PA0/AN4
PF2
PF1
PF0
PG7/PWM7
PG6/PWM6
PG5/PWM5
PG4/PWM4
PG3/PWM3
PG2/PWM2
PG1/PWM1
Vpp
V
DD
V
SS
PG0/PWM0
PI7/SO2
PI6/SI2
PI5/SCK2
PI4/INT4
PI3/INT3
PI2/INT2
PJ1/PPO17
PJ2/PPO18
PJ3/PPO19
PJ4/PPO20
PJ5/PPO21
PJ6/EXI0
PJ7/EXI1
RST
EXTAL
XTAL
V
SS
EXI2
EXI3
AV
SS
AV
REF
AV
DD
AN0
AN1
AN2
AN3
40
39
38
37
36
35
34
31 32 33
41 42 43 44 45 46 47 48 49 50
51
52
53
54
55
56
57
58
59
60
70
69
68
67
63
64
65
66
61
62
71
72
73
74
75
76
77
78
79
80
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
81
82
83
84
88 87 86 85
89
90
100 99 98 97 96 95 94
91
92
93
Note) 1. Vpp (Pin 90) is left open.
2. V
SS
(Pins 41 and 88) are both connected to GND.
4
CXP847P60
PF5
PF6/TxD
PF7/RxD
PD0/PPO0
PD1/PPO1
PD2/PPO2
PD3/PPO3
PD4/PPO4
PD5/PPO5
PD6/PPO6
PD7/PPO7
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PH0/PPO8
PH1/PPO9
PH2/PPO10
PH3/PPO11
PH4/PPO12
PH5/PPO13
PE6
PE5
PE4
PE3/NMI
PE2
PE1/EC1
PE0/EC0
PB7/SO1
PB6/SI1
PB5/SCK1
PB4/CS1
PB3
PB2
PB1
PB0/CINT
SO0
SI0
SCK0
CS0
PA7
PA6
PA5
PA4
PA3/AN7
PA2/AN6
PF4
PF3
PF2
PF1
PF0
PG7/PWM7
PG6/PWM6
PG5/PWM5
PG4/PWM4
PG3/PWM3
PG2/PWM2
PG1/PWM1
Vpp
V
DD
V
SS
PG0/PWM0
PI7/SO2
PI6/SI2
PI5/SCK2
PI4/INT4
PI3/INT3
PI2/INT2
PI1/INT1
PI0/INT0
PE7/TO
PH6/PPO14
PH7/PPO15
PJ0/PPO16
PJ1/PPO17
PJ2/PPO18
PJ3/PPO19
PJ4/PPO20
PJ5/PPO21
PJ6/EXI0
PJ7/EXI1
RST
EXTAL
XTAL
V
SS
EXI2
EXI3
AV
SS
AV
REF
AV
DD
AN0
AN1
AN2
AN3
PA0/AN4
PA1/AN5
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
1
76
77
78
79
80
26 27 28 29 30
40
39
38
37
36
35
34
31 32 33
41 42 43 44 45 46 47 48 49 50
81
82
83
84
88 87 86 85
89
90
100 99 98 97 96 95 94
91
92
93
51
52
53
54
55
56
57
58
59
60
70
69
68
67
63
64
65
66
61
62
71
72
73
74
75
Pin Assignment (Top View) 100-pin LQFP package
Note) 1. Vpp (Pin 88) is left open.
2. V
SS
(Pins 39 and 86) are both connected to GND.
5
CXP847P60
Analog inputs to A/D converter.
(4 pins)
(Port A)
8-bit I/O port. I/O can be set in
a unit of single bits.
Incorporation of pull-up
resistor can be set through the
software in a unit of 4 bits.
(8 pins)
(Port B)
8-bit I/O port. I/O can be set in
a unit of single bits.
Incorporation of pull-up resistor
can be set through the
software in a unit of 4 bits.
(8 pins)
(Port C)
8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA sink
current. Incorporation of pull-up resistor can be set through the software in
a unit of 4 bits.
(8 pins)
(Port D)
8-bit I/O port. I/O can be set in
a unit of single bits.
Incorporation of pull-up resistor
can be set through the software
in a unit of 4 bits.
Data is gated with PPO contents
by OR-gate and they are output.
(8 pins)
(Port E)
8-bit port. Lower 6 bits are for
input; upper 2 bits are for
output.
(8 pins)
Pin Description
AN0
to
AN3
PA0/AN4
to
PA3/AN7
PA4 to PA7
PB0/CINT
PB1 to PB3
PB4/CS1
PB5/SCK1
PB6/SI1
PB7/SO1
PC0 to PC7
PD0/PPO0
to
PD7/PPO7
PE0/EC0
PE1/EC1
PE2
PE3/NMI
PE4 to PE5
PE6
PE7/TO
Input
I/O/Input
I/O
I/O/Input
I/O
I/O/Input
I/O/I/O
I/O/Input
I/O/Output
I/O
I/O/Real-time
output
Input/Input
Input/Input
Input
Input/Input
Input
Output
Output/Output
Analog inputs to A/D converter.
(4 pins)
External capture input to 16-bit
timer/counter.
Chip select input for serial interface
(CH1).
Serial clock I/O (CH1).
Serial data input (CH1).
Serial data output (CH1).
PPO0 to PPO7 outputs for programmable
pattern generator (PPG0). Functions as
high-precision real-time pulse output port.
(PPG0: 11 pins; PPG1: 11 pins)
External event inputs for timer/counter.
(2 pins)
Non-maskable interruption request.
Rectangular wave output for 16-bit
timer/counter.
Symbol
I/O
Description