1/9
September 2002
s
THREE STATE OUTPUT
s
MULTIPLE LOGIC FUNCTIONS AVAILABLE
IN ONE PACKAGE
s
STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
s
QUIESCENT CURRENT SPECIFIED UP TO
20V
s
5V, 10V AND 15V PARAMETRIC RATINGS
s
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25C
s
100% TESTED FOR QUIESCENT CURRENT
s
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
HCF4048B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
HCF4048B is an 8-input gate having four control
inputs. Three binary control inputs K
a
, K
b
, and K
c
provide the implementation of eight different logic
functions. These functions are OR, NOR, AND,
NAND, OR/AND, OR/NAND, AND/OR and AND/
NOR. A fourth control input K
d
provides the user
with a 3 state output. When control input K
d
is high
the output is either a logic 1 or a logic 0 depending
on the inner states. When control input K
d
is low,
the output is an open circuit. This feature enables
the user to connect this device to a common bus
line. In addition to the eight input lines, an
EXPAND input is provided that permits the user to
increase the number of inputs to one HCF4048B.
For example, two HCF4048Bs can be cascaded to
provide a 16 input multifunction gate. When the
EXPAND input is not used, it should be connected
to V
SS
.
HCF4048B
MULTIFUNCTION EXPANDABLE 8-INPUT GATE
PIN CONNECTION
ORDER CODES
PACKAGE
TUBE
T & R
DIP
HCF4048BEY
SOP
HCF4048BM1
HCF4048M013TR
DIP
SOP
HCF4048B
2/9
INPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
FUNCTIONAL DIAGRAM
TRUTH TABLE
PIN No
SYMBOL
NAME AND FUNCTION
14, 13, 12,
11
A, B, C, D
Data Inputs
6, 5, 4, 3
E, F, G, H
Data Inputs
10, 7, 9
K
a
, K
b
, K
c
Function Control Inputs
2
K
d
3-State Control Inputs
1
J
Data Output
15
EXPAND
Expand Input
8
V
SS
Negative Supply Voltage
16
V
DD
Positive Supply Voltage
Output Function
Boolean Expression
K
a
K
b
K
c
Unused Input
NOR
J = A + B + C + D + E + F + G + H
0
0
0
V
SS
OR
J = A + B + C + D + E + F + G + H
0
0
1
V
SS
OR/AND
J = (A + B + C + D)
(E + F + G + H)
0
1
0
V
SS
OR/NAND
J = (A + B + C + D)
(E + F + G + H)
0
1
1
V
SS
AND
J = ABCDEFGH
1
0
0
V
DD
NAND
J = ABCDEFGH
1
0
1
V
DD
AND/NOR
J = ABCD + EFGH
1
1
0
V
DD
AND/OR
J = ABCD + EFGH
1
1
1
V
DD
K
d
= 1 - NORMAL INVERTER ACTION
K
d
= 0 - HIGH IMPEDANCE OUTPUT
HCF4048B
3/9
LOGIC DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
-0.5 to +22
V
V
I
DC Input Voltage
-0.5 to V
DD
+ 0.5
V
I
I
DC Input Current
10
mA
P
D
Power Dissipation per Package
200
mW
Power Dissipation per Output Transistor
100
mW
T
op
Operating Temperature
-55 to +125
C
T
stg
Storage Temperature
-65 to +150
C
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
3 to 20
V
V
I
Input Voltage
0 to V
DD
V
T
op
Operating Temperature
-55 to 125
C
HCF4048B
5/9
DYNAMIC ELECTRICAL CHARACTERISTICS (T
amb
= 25C, C
L
= 50pF, R
L
= 200K
, t
r
= t
f
= 20 ns)
(*) Typical temperature coefficient for all V
DD
value is 0.3 %/C.
TEST CIRCUIT
C
L
= 50pF or equivalent (includes jig and probe capacitance)
R
L
= 200K
R
T
= Z
OUT
of pulse generator (typically 50
)
Symbol
Parameter
Test Condition
Value (*)
Unit
V
DD
(V)
Min.
Typ.
Max.
t
PHL
t
PLH
Propagation Delay Time
Inputs to Output and K
a
to
Output
5
300
600
ns
10
150
300
15
120
240
Propagation Delay Time
K
b
to Output
5
225
450
ns
10
85
170
15
55
110
Propagation Delay Time
K
c
to Output
5
140
280
ns
10
50
100
15
40
80
Propagation Delay Time
EXPAND Input to Output
5
190
380
ns
10
90
180
15
65
130
t
PHZ,
t
PLZ
t
PZH,
t
PZL
3 - State Propagation
Delay Time K
d
to Output
5
RL = 1K
80
160
ns
10
35
70
15
25
50
t
TLH
t
THL
Output Transition Time
5
100
200
ns
10
50
100
15
40
80
3-State Output Capacitance
5
10
pF
TEST
SWITCH
t
PLH
, t
PHL
Open
t
PZL
, t
PLZ
V
DD
t
PZH
, t
PHZ
V
SS
PDF 
ZIP