1/12
October 2002
s
MEDIUM SPEED OPERATION :
6MHz (Typ.) at 10V
s
POSITIVE -OR NEGATIVE- EDGE
TRIGGERING
s
SYNCHRONOUS INTERNAL CARRY
PROPAGATION
s
QUIESCENT CURRENT SPECIF. UP TO 20V
s
5V, 10V AND 15V PARAMETRIC RATINGS
s
INPUT LEAKAGE CURRENT
I
I
= 100nA (MAX) AT V
DD
= 18V T
A
= 25C
s
100% TESTED FOR QUIESCENT CURRENT
s
MEETS ALL REQUIREMENTS OF JEDEC
JESD13B "STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
HCF4520B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
HCF4520B, a Dual Binary Up Counter, consists of
two identical, internal 4-stage counters. The
counter stages are D-type Flip-Flops having
interchangeable Clock and Enable lines for
incrementing on either the positive-going or
negative going transitions. For single-unit
operations the Enable input is maintained High
and the counter advances on each positive going
transition of the Clock. The counters are cleared
by high levels on their Reset lines. The counter
can be cascaded in the ripple mode by connecting
Q4 to the enable input of the subsequent counter
while the clock input of the latter is held low.
HCF4520B
DUAL BINARY UP COUNTER
PIN CONNECTION
ORDER CODES
PACKAGE
TUBE
T & R
DIP
HCF4520BEY
SOP
HCF4520BM1
HCF4520M013TR
DIP
SOP
HCF4520B
2/12
IINPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
FUNCTIONAL DIAGRAM
TRUTH TABLE
X : Don't Care
PIN No
SYMBOL
NAME AND FUNCTION
1
CLOCK A
Clock A input
2
ENABLE A
Enable A Input
7
RESET A
Reset A Input
3, 4, 5, 6
Q1A to Q4A Data Outputs
9
CLOCK B
Clock B input
10
ENABLE B
Enable B Input
15
RESET B
Reset B Input
11,12,13,14
Q1B to Q4B Data Outputs
8
V
SS
Negative Supply Voltage
16
V
DD
Positive Supply Voltage
CLOCK
ENABLE
RESET
ACTION
H
L
INCREMENT COUNTER
L
L
INCREMENT COUNTER
X
L
NO CHANGE
X
L
NO CHANGE
L
L
NO CHANGE
H
L
NO CHANGE
X
X
H
Q1 THRU Q4 = 0
HCF4520B
3/12
LOGIC DIAGRAM
TIMING CHART
HCF4520B
4/12
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to V
SS
pin voltage.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
-0.5 to +22
V
V
I
DC Input Voltage
-0.5 to V
DD
+ 0.5
V
I
I
DC Input Current
10
mA
P
D
Power Dissipation per Package
200
mW
Power Dissipation per Output Transistor
100
mW
T
op
Operating Temperature
-55 to +125
C
T
stg
Storage Temperature
-65 to +150
C
Symbol
Parameter
Value
Unit
V
DD
Supply Voltage
3 to 20
V
V
I
Input Voltage
0 to V
DD
V
T
op
Operating Temperature
-55 to 125
C
HCF4520B
5/12
DC SPECIFICATIONS
The Noise Margin for both "1" and "0" level is: 1V min. with V
DD
=5V, 2V min. with V
DD
=10V, 2.5V min. with V
DD
=15V
Symbol
Parameter
Test Condition
Value
Unit
V
I
(V)
V
O
(V)
|I
O
|
(
A)
V
DD
(V)
T
A
= 25C
-40 to 85C
-55 to 125C
Min.
Typ.
Max.
Min.
Max.
Min.
Max.
I
L
Quiescent Current
0/5
5
0.04
5
150
150
A
0/10
10
0.04
10
300
300
0/15
15
0.04
20
600
600
0/20
20
0.08
100
3000
3000
V
OH
High Level Output
Voltage
0/5
<1
5
4.95
4.95
4.95
V
0/10
<1
10
9.95
9.95
9.95
0/15
<1
15
14.95
14.95
14.95
V
OL
Low Level Output
Voltage
5/0
<1
5
0.05
0.05
0.05
V
10/0
<1
10
0.05
0.05
0.05
15/0
<1
15
0.05
0.05
0.05
V
IH
High Level Input
Voltage
0.5/4.5
<1
5
3.5
3.5
3.5
V
1/9
<1
10
7
7
7
1.5/13.5
<1
15
11
11
11
V
IL
Low Level Input
Voltage
4.5/0.5
<1
5
1.5
1.5
1.5
V
9/1
<1
10
3
3
3
13.5/1.5
<1
15
4
4
4
I
OH
Output Drive
Current
0/5
2.5
<1
5
-1.36
-3.2
-1.1
-1.1
mA
0/5
4.6
<1
5
-0.44
-1
-0.36
-0.36
0/10
9.5
<1
10
-1.1
-2.6
-0.9
-0.9
0/15
13.5
<1
15
-3.0
-6.8
-2.4
-2.4
I
OL
Output Sink
Current
0/5
0.4
<1
5
0.44
1
0.36
0.36
mA
0/10
0.5
<1
10
1.1
2.6
0.9
0.9
0/15
1.5
<1
15
3.0
6.8
2.4
2.4
I
I
Input Leakage
Current
0/18
Any Input
18
10
-5
0.1
1
1
A
C
I
Input Capacitance
Any Input
5
7.5
pF
HCF4520B
6/12
DYNAMIC ELECTRICAL CHARACTERISTICS (T
amb
= 25C, C
L
= 50pF, R
L
= 200K
, t
r
= t
f
= 20 ns)
(*) Typical temperature coefficient for all V
DD
value is 0.3 %/C.
Symbol
Parameter
Test Condition
Value (*)
Unit
V
DD
(V)
Min.
Typ.
Max.
t
PLH
t
PHL
Propagation Delay Time
Clock or Enable to Output
5
280
560
ns
10
115
230
15
80
160
t
PLH
t
PHL
Propagation Delay Time
Reset to Output
5
330
650
ns
10
130
225
15
90
170
t
TLH
t
THL
Transition Time
5
100
200
ns
10
50
100
15
40
80
t
W
Clock Pulse Width
5
200
100
ns
10
100
50
15
70
35
t
W
Reset Pulse Width
5
250
125
ns
10
110
55
15
80
40
t
W
Enable Pulse Width
5
400
200
ns
10
200
100
15
140
70
t
r
, t
f
Clock or Enable Rise and
Fall Time
5
15
s
10
15
15
5
f
MAX
Maximum Clock
Frequency
5
1.5
3
MHz
10
3
6
15
4
8
t
r
, t
f
Clock or Enable Rise and
Fall Time
5
15
s
10
5
15
5
HCF4520B
7/12
TEST CIRCUIT
C
L
= 50pF or equivalent (includes jig and probe capacitance)
R
L
= 200K
R
T
= Z
OUT
of pulse generator (typically 50
)
WAVEFORM 1 : MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)
HCF4520B
8/12
WAVEFORM 2 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH (f=1MHz; 50% duty cycle)
TYPICAL APPLICATION
RIPPLE CASCADING OF FOUR COUNTERS WITH POSITIVE-EDGE TRIGGERING
HCF4520B
9/12
TYPICAL APPLICATION
SYNCHRONOUS CASCADING OF 4 BINARY COUNTERS WITH NEGATIVE-EDGE TRIGGERING
HCF4520B
10/12
DIM.
mm.
inch
MIN.
TYP
MAX.
MIN.
TYP.
MAX.
a1
0.51
0.020
B
0.77
1.65
0.030
0.065
b
0.5
0.020
b1
0.25
0.010
D
20
0.787
E
8.5
0.335
e
2.54
0.100
e3
17.78
0.700
F
7.1
0.280
I
5.1
0.201
L
3.3
0.130
Z
1.27
0.050
Plastic DIP-16 (0.25) MECHANICAL DATA
P001C
HCF4520B
11/12
DIM.
mm.
inch
MIN.
TYP
MAX.
MIN.
TYP.
MAX.
A
1.75
0.068
a1
0.1
0.2
0.003
0.007
a2
1.65
0.064
b
0.35
0.46
0.013
0.018
b1
0.19
0.25
0.007
0.010
C
0.5
0.019
c1
45 (typ.)
D
9.8
10
0.385
0.393
E
5.8
6.2
0.228
0.244
e
1.27
0.050
e3
8.89
0.350
F
3.8
4.0
0.149
0.157
G
4.6
5.3
0.181
0.208
L
0.5
1.27
0.019
0.050
M
0.62
0.024
S
(max.)
SO-16 MECHANICAL DATA
PO13H
8
HCF4520B
12/12
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
PDF 
ZIP