ChipFind - документация

Электронный компонент: L4937

Скачать:  PDF   ZIP
L4937N
DUAL MULTIFUNCTION VOLTAGE REGULATOR
.
STANDBYOUTPUT VOLTAGEPRECISION 5V
2%
.
OUTPUT 2 TRACKED TO THE STANDBY OUT-
PUT
.
OUTPUT
2
DISABLE
FUNCTION
FOR
STANDBY MODE
.
VERY LOW QUIESCENT CURRENT, LESS
THAN 250
A, IN STANDBY MODE
.
OUTPUT CURRENTS : I
01
= 50mA, I
02
= 500mA
.
VERY LOW DROPOUT (max 0.4V/0.6V)
.
OPERATING TRANSIENT SUPPLY VOLTAGE
UP TO 40V
.
POWER-ON RESET CIRCUIT SENSING THE
STANDBY OUTPUT VOLTAGE
.
POWER-ON RESET DELAY PULSE DEFINED
BY THE EXTERNAL CAPACITOR
.
THERMAL SHUTDOWN AND SHORT CIRCUIT
PROTECTIONS
Heptawatt
ORDERING NUMBER : L4937N
DESCRIPTION
The L4937N is a monolithic integrated dual voltage
regulatorswith two very low dropout outputsand ad-
ditional functions such as power-on reset and input
voltage sense. It is designed for supplying micro-
computer controlled systems specially in automo-
tive applications.
PIN CONNECTION (top view)
June 2000
1/9
BLOCK DIAGRAM
THERMAL DATA
Symbol
Parameter
Value
Unit
R
thj-case
Thermal Resistance Junction-Case
Max.
3
C/W
L4937N
2/9
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
S
DC Supply Voltage
28
V
Transient Supply Voltage (T < 1s)
40
V
T
j
, T
stg
Junction and Storage Temperature Range
55 to 150
C
I
EN
Enable Input Current (V
EN
0.3V)
1
mA
V
EN
Enable Input Voltage
V
S
V
RES
Reset Output Voltage
20
V
I
RES
Reset Output Current
5
mA
P
D
Power Dissipation (T
A
= 80
C, R
th heatsink
= 9
C/W)
5
W
Note : The circuit is ESD protected according to MILSTD883C.
APPLICATION CIRCUIT
C
S
1
F ; C
01
6
F ; C
02
10
F, ESR < 10
at 10KHz
L4937N
3/9
ELECTRICAL CHARACTERISTICS (V
S
= 14V; 40
C
T
j
125
C unless otherwise specified)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
S
Operating Supply Voltage
25
V
V
O1
Standby Output Voltage
6V
V
S
25V
1mA
I
O1
50mA
4.90
5.00
5.10
V
V
O2
- V
O1
Output Voltage 2 Tracking Error
(note 1)
6V
V
S
25V
5mA
I
O2
500mA
Enable = LOW
25
+25
mV
V
DP1
Dropout Voltage 1
I
O1
= 10mA
I
O1
= 50mA
0.1
0.2
0.25
0.4
V
V
V
IO1
Input to Output Voltage
Difference in Undervoltage
Condition
VS = 4V, I
O1
= 35mA
0.4
V
V
DP2
Dropout Voltage 2
IO2 = 100mA
I
O2
= 500mA
0.2
0.3
0.3
0.6
V
V
V
IO2
Input to Output Voltage
Difference in Undervoltage
Condition
VS = 4.6V, I
O2
= 350mA
0.6
V
V
OL 1.2
Line Regulation
6V
V
S
25V
I
O1
= 1mA; I
O2
= 5mA
20
mV
V
OLO1
Load Regulation 1
1mA
I
O1
50mA
25
mV
V
OLO2
Load Regulation 2
5mA
I
O2
500mA
50
mV
I
LIM1
Current Limit 1
V
O1
= 4.5V
V
O1
= 0V (note 2)
55
25
100
50
200
100
mA
mA
I
LIM2
Current Limit 2
VO2 = 0V
550
1000
1700
mA
I
QSB
Quiescent Current Standby
Mode (output 2 disabled)
I
O1
= 0.3mA; T
J
< 100
C
V
EN
2.4V
V
S
= 14V
V
S
= 3.5V
210
340
290
850
A
A
I
Q
Quiescent Current
I
O1
= 50mA
I
O1
= 500mA
30
mA
ENABLE
V
ENL
Enable Input LOW Voltage
(output 2 active)
0.3
1.5
V
V
ENH
Enable Input HIGH Voltage
2.4
7
V
V
ENhyst
Enable Hysteresis
30
75
200
mV
I
EN
Enable Input Current
0V < V
EN
< 1.2V
2.5V < V
EN
< 7V
10
1
1.5
0
0.5
+1
A
A
L4937N
4/9
ELECTRICAL CHARACTERISTICS (continued)
RESET
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
Rt
Reset Low Threshold Voltage
V
S
= 14V
V
o1
-0.4
4.7
V
o1
-0.1
V
V
Rth
Reset Threshold Hysteresis
50
100
200
mV
t
RD
Reset Pulse Delay
C
T
= 100nF; t
R
> 100
s
55
100
180
ms
t
RR
Reset Reaction Time
C
T
= 100nF
1
10
50
s
V
RL
Reset Output LOW Voltage
R
RES
= 10K
to V
01
V
S
1.5V
0.4
V
I
LRES
Reset Output HIGH Leakage
V
RES
= 5V
1
A
V
CTth
Delay Comparator Threshold
2.0
V
V
CTth, hyst
Delay Comparator Threshold
Hysteresis
100
mV
Note :
1 : V
O2
connected to ADJ.V
O2
can be set to higher values by inserting an external resistor divider.
2 : Foldback characteristic
FUNCTIONAL DESCRIPTION
The L4937N is based on the SGS-THOMSON Mi-
croelectronics modular voltage regulator approach.
Several out-standing features and auxiliary func-
tions are provided to meet the requirements of sup-
plying the microprocessor systems used in automo-
tive applications.
Furthermore the device is suitable also in other ap-
plications requiring two stabilized voltages.
The modular approach allows other features and
functions to be realized easily when required.
STANDBY REGULATOR
The standby regulator uses an Isolated Collector
Vertical PNP transistor as the regulating element.
This structure allows a very low dropout voltage at
currents up to 50mA. The dropout operation of the
standby regulator is maintained down to 2V input
supply voltage. The output voltage is regulated up
to the transient input supplyvoltageof 40V. This fea-
ture avoids functional interruptions which could be
generated by overvoltage pulses.
The typical curve of the standby output voltage as
a functionof the input supply voltage is shownin fig.
1.
The current consumption of the device (quiescent
current) is less than 250
A when output 2 is dis-
abled (standby mode). The dropout voltage is con-
trolled to reduce the quiescent current peak in the
undervoltage region and to improve the transient
response in this region.
The quiescent current is shown in fig.2 as a function
of the supply input voltage 2.
OUTPUT 2 VOLTAGE
The output 2 regulator uses the same output struc-
ture as the standby regulator, but rated for an output
current of 500mA.
The output 2 regulator works in tracking mode with
the standby output voltage as a reference voltage.
The output 2 regulator can be switched off via the
Enable input.
L4937N
5/9
Figure 1 : Output Voltage vs. Input Voltage.
Figure 2 : Quiescent Current vs. Supply Voltage.
RESET CIRCUIT
The block circuit diagramof the resetcircuit is shown
in fig.3. The reset circuit supervisesthe standbyout-
put voltage. The reset threshold of 4.7V is defined
by the internal reference voltage and the standby
output divider.
The reset pulse delay time t
RD
, is defined by the
charge time of an external capacitor C
T
:
C
T
x 2V
t
RD
=
2
A
The reaction time of the reset circuit dependson the
discharge time limitation of the reset capacitor C
T
and is proportional to the value of C
T
.
The reaction time of the reset circuit increases the
noise immunity. In fact, if the standbyoutput voltage
drops below the reset threshold for a time shorter
than the reaction time t
RR
, no reset output variation
occurs. The nominal reset delay is generated for
standby output voltage drops longer than the time
necessary for the complete discharging of the ca-
pacitor C
T
. This time is typically equal to 50
s if C
T
= 100nF. The typical reset output waveforms are
shown in fig.
400
200
L4937N
6/9
Figure 3 : Block Diagram of the Reset Circuit.
Figure 4 : Typical Reset Output Waveforms.
VINPUT
VOUT1
VOUT1
VRT +0.2V
VRT
1.5V
RESET
t
R
t
RD
t
RD
t
RR
D95AT216
L4937N
7/9
Heptawatt V
DIM.
mm
inch
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
A
4.8
0.189
C
1.37
0.054
D
2.4
2.8
0.094
0.110
D1
1.2
1.35
0.047
0.053
E
0.35
0.55
0.014
0.022
E1
0.7
0.97
0.028
0.038
F
0.6
0.8
0.024
0.031
F1
0.9
0.035
G
2.34
2.54
2.74
0.095
0.100
0.105
G1
4.88
5.08
5.28
0.193
0.200
0.205
G2
7.42
7.62
7.82
0.295
0.300
0.307
H2
10.4
0.409
H3
10.05
10.4
0.396
0.409
L
16.7
16.9
17.1
0.657
0.668
0.673
L1
14.92
0.587
L2
21.24
21.54
21.84
0.386
0.848
0.860
L3
22.27
22.52
22.77
0.877
0.891
0.896
L4
1.29
0.051
L5
2.6
2.8
3
0.102
0.110
0.118
L6
15.1
15.5
15.8
0.594
0.610
0.622
L7
6
6.35
6.6
0.236
0.250
0.260
L9
0.2
0.008
M
2.55
2.8
3.05
0.100
0.110
0.120
M1
4.83
5.08
5.33
0.190
0.200
0.210
V4
40
(typ.)
Dia
3.65
3.85
0.144
0.152
A
L
L1
C
D1
L5
L2
L3
D
E
M1
M
H3
Dia.
L7
L6
F1
H2
F
G
G1
G2
E1
F
E
L9
V4
L4
H2
V
V
HEPTAMEC
H1
OUTLINE AND
MECHANICAL DATA
L4937N
8/9
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the conse-
quences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this
publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMi-
croelectronics products are not authorized for use as critical components in life support devices or systems without express written
approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2000 STMicroelectronics Printed in Italy All Rights Reserved
HEPTAWATT
TM
is a Trademark of STMicroelectronics
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
http://www.st.com
L4937N
9/9