1/2
DATA BRIEFING
This is Brief Data from STMicroelectronics. Details are subject to change without notice. For complete data, please contact
your nearest Sales Office or SmartCard Products Divison, Rousset, France. Fax: (+33) 4 42 25 87 29
ST19RF08
Smartcard MCU
With 8176 Bytes EEPROM for Contactless/Contact Applications
s
8 BIT ARCHITECTURE CPU
s
32 K Bytes of USER ROM WITH
PARTITIONING
s
SYSTEM ROM FOR LIBRARIES
s
960 Bytes of RAM WITH PARTITIONING
s
8 K Bytes of EEPROM WITH PARTITIONING
Highly reliable CMOS EEPROM technology
10 year data retention
100,000 Erase/Write cycle endurance
Separate Write and Erase cycles for fast "1"
programming
1 to 64 bytes Erase or Program in 1 ms
s
SECURITY FIREWALLS FOR MEMORIES
s
VERY HIGH SECURITY FEATURES
INCLUDING EEPROM FLASH PROGRAM
s
8 BIT TIMER
s
HARDWARE DES ACCELERATOR
s
SOFTWARE DES LIBRARY
DES, triple DES, DESX computations
CBC chaining mode
CONTACT SPECIFIC FEATURES
s
SERIAL ACCESS, ISO 7816-3 COMPATIBLE
s
3V
10% AND 5V
10% SUPPLY VOLTAGE
s
POWER SAVING STANDBY MODE
s
UP TO 10 MHz INTERNAL OPERATING
FREQUENCY
s
CONTACT ASSIGNMENT COMPATIBLE ISO
7816-2
s
ESD PROTECTION GREATER THAN 5000V
CONTACTLESS SPECIFIC FEATURES
s
ISO 14443 TYPE B
s
13.56 MHZ CARRIER FREQUENCY
s
HARDWARE CRC CALCULATION
s
106, 212 and 424 KBIT/S DATA TRANSFER
s
AMPLITUDE MODULATION READER TO
CARD
s
LOAD MODULATION CARD TO READER
s
INTERFACE WITH RF READERS
SUPPORTED THROUGH A LIBRARY OF
EMBEDDED SOFTWARE FUNCTION
COMPATIBLE WITH ISO 14443 STANDARD.
4
4
4
4
Micromodule (D7)
Wafer
1
October 1999
ST19RF08
2/2
HARDWARE DESCRIPTION
The ST19RF08, a member of the ST19 device
family, is a serial access microcontroller especially
designed for very large volume and cost competi-
tive secure portable objects.
The ST19RF08 is based on a STMicroelectronics
8 bit CPU core including on-chip memories: 960
Bytes of RAM, 32 K Bytes of USER ROM and 8 K
Bytes of EEPROM.
RAM, ROM and EEPROM memories can be con-
figured into partitions. Access rules from any
memory partition to another partition are setup by
the user defined Memory Access Control Logic.
It is manufactured using the highly reliable ST sub-
micron technology.
As all other ST19 family members, it is fully com-
patible with the ISO standards for Smartcard appli-
cations:
ISO7816 for contact operation,
ISO14443 for contactless operation.
SOFTWARE DEVELOPMENT DESCRIPTION
Software development and firmware (ROM code/
options) generation are completed by the ST16-19
HDSE development system.
Figure 1 Block Diagram
SCP 101c/DS
INTERNAL BUS
RESET
EEPROM
MEMORY ACCESS FIREWALL
CLK
I/O
GND
Vcc
SYSTEM ROM
SECURITY
ADMINISTRATOR
USER
ROM
CLOCK
GENERA-
TOR
MODULE
8 BIT
TIMER
UNPRE-
DICTABLE
NUMBER
GENERATOR
8 BIT
CPU
SERIAL
I/O
INTER-
FACE
SYSTEM ROM
FIREWALL
RF
INTER-
FACE
AC1
AC0
HARDW.
CRC
CALCU-
LATOR
HARDW.
DES
ACCEL-
ERATOR
RAM
960
Bytes
8 K
Bytes
32 K
Bytes
PDF 
ZIP