1
Characteristics subject to change without notice
2070 9.1 5/27/03
SMH4042A
SUMMIT
MICROELECTRONICS, Inc.
SUMMIT MICROELECTRONICS, Inc., 2003 1717 Fox Drive, San Jose, CA 95131 Phone 408-436-9890 FAX 408-436-9897
www.summitmicro.com
Preliminary
l Full Voltage Control for Hot Swap Applications
w 15V High Side Driver Generation Allows use
of Low On Resistance N-Channel FETs
w Under-Voltage Lockout
w Electronic Circuit Breakers
w Card Insertion Detection
w Host V
CC
Detection
w Card Voltage Sequencing
Distributed Power Hot-Swap Controller for
CompactPCI
FUNCTIONAL BLOCK DIAGRAM
FEATURES
l Flexible Reset Control
w Low Voltage Resets
w Host Reset Filtering
w Soft Reset
l Adjustable Power On Slew Rate
l Suppoprts Mixed Voltage Cards
l Two Wire I
2
C Serial Data Interface
w 4k-Bit E
2
PROM Memory
A0
A1
A2
SCL
SDA
EEPROM
Memory
Array
8
10
11
19
18
PWR_EN
PCI_RST#
VSEL
7
17
6
+
+
+
+
CBI_3
24
1
23
CBI_5
HST_3V_MON
+
+
CARD_3V_MON
21
25
CARD_5V_MON
1.25V
28
VCC
LOCAL_PCI_RST
20
LOCAL_PCI_RST#
9
3
ISLEW
SGNL_VLD#
16
HEALTHY#
15
DRVREN#
2
FAULT#
4
5
22
27
VGATE5
VGATE3
1VREF
14
GND
13
12
BD_SEL2#
BD_SEL1#
CONTROL
ASSOCIATE
MEMBER
2
SMH4042A
2070 9.1 5/27/03
SUMMIT MICROELECTRONICS, Inc.
PIN CONFIGURATION
The SMH4042A is a fully integrated hot swap controller that
provides complete power control for add-in cards ranging in
use for basic hot swap systems to high availability
CompactPCI
systems. It detects proper insertion of the
card and senses valid supply voltage levels at the
backplane. Utilizing external low on-resistance N-channel
MOSFETs, card power is ramped by two high-side driver
outputs that are slew-rate limited at 250V/s.
The SMH4042A continuously monitors the host supplies,
the add-in card supplies and the add-in card current. If
the SMH4042A detects the current is higher than the
programmed value it will shut down the MOSFETs and
issue a fault status back to the host.
DESCRIPTION
The internal 512
8 E
2
PROM can be used as configuration
memory for the individual card or as general purpose
memory. The proprietary Data Download mode provides
a more direct interface to the E
2
PROM, simplifying
access by the add-in card's controller or ASIC.
Programming of configuration, control and calibration
values by the user can be simplified with the interface
adapter and Windows GUI software obtainable from
Summit Microelectronics.
CBI_5
DRVREN#
ISLEW
FAULT#
1VREF
VSEL
PWR_EN
A0
LOCAL_PCI_RST#
A1
A2
BD_SEL2#
BD_SEL1#
GND
VCC
VGATE5
nc
CARD_5V_MON
CBI_3
HST_3V_MON
VGATE3
CARD_3V_MON
LOCAL_PCI_RST
SCL
SDA
PCI_RST#
SGNL_VLD#
HEALTHY#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
2070 PCon
2070 9.1 5/27/03
SMH4042A
SUMMIT MICROELECTRONICS, Inc.
3
A0 (8)
Address 0 is not used by the memory array. It can be
connected to ground or left floating. It must not be
connected V
CC
.
A1, A2 (10, 11)
Address inputs 1 and 2 are used to set the two-bit device
address of the memory array. The state of these inputs
will determine the device address for the memory if it is
on a two-wire bus with multiple memories with the same
device type identifier.
SCL (19)
The SCL input is used to clock data into and out of the
memory array. In the write mode, data must remain stable
while SCL is HIGH. In the read mode, data is clocked out
on the falling edge of SCL.
SDA (18)
The SDA pin is a bidirectional pin used to transfer data into
and out of the memory array. Data changing from one
state to the other may occur only when SCL is LOW,
except when generating START or STOP conditions.
SDA is an open-drain output and may be wire-ORed with
any number of open-drain outputs.
CARD_3V_MON (21)
This input monitors the card-side 3.3V supply. If the input
falls below V
TRIP
then the HEALTHY# and SGNL_VLD#
outputs are de-asserted and the reset outputs are driven
active.
CARD_5V_MON (25)
This input monitors the card-side 5V supply. If the input
falls below V
TRIP
then the HEALTHY# and SGNL_VLD#
outputs are de-asserted and the reset outputs are driven
active.
CBI_3 (24)
CBI_3 is the circuit breaker input for the low supply. With
a series resistor placed in the supply path between VCC3
and CBI_3, the circuit breaker will trip whenever the
voltage across the resistor exceeds 50mV.
CBI_5 (1)
CBI_5 is the circuit breaker input for the supply voltage.
With a series resistor placed in the supply path between
the 5V early power and CBI_5, the circuit breaker will trip
whenever the voltage across the resistor exceeds 50mV.
PIN DESCRIPTIONS
HST_3V_MON (23)
This input monitors the host 3.3V supply and it is used as
a reference for the circuit breaker comparator. If VCC3
falls below V
TRIP
then SGNL_VLD# is de-asserted, the
high side drivers are disabled, and LOCAL_PCI_RST# is
asserted.
ISLEW (3)
A Diode-connected NFET input. It may be used to adjust
the 250V/s default slew rate of the high-side driver
outputs.
PCI_RST# (17)
A TTL level reset input signal from the host interface. A
high to low transition (held low longer than 40ns) will
initiate a reset sequence. The LOCAL_PCI_RST# and
LOCAL_PCI_RST outputs will be driven active for a
minimum period of t
PURST
. If the PCI_RST# input is still
held low after t
PURST
times out the reset outputs will
continue to be driven until PCI_RST# is released.
PWR_EN (7)
A TTL level input that allows the host to enable or disable
the power to the individual card. During initial power up
this signal would start in a low state, and then be driven
high during software initialization. If this signal is driven
low then the power supply control outputs will be driven
into the inactive state and the reset signals asserted. In
a "non-High Availability" system this input can be tied
high. The PWR_EN input is also used to reset the
SMH4042A circuit breakers. After an over-current condi-
tion is detected the VGATE outputs can be turned back
on by first taking PWR_EN low then returning it high.
VSEL (6)
A TTL level input used to determine which of the host
power supply inputs will be monitored for valid voltage and
reset generation. This is a static input and the pin should
be tied to V
CC
or ground through a resistor. VSEL is high
for 3.3V power. VSEL is low for 5V or mixed mode power.
V
CC
(28)
The power supply input. It is monitored for power integrity.
If it falls below the 5V sense threshold (V
TRIP
) and the
VSEL input is low then the SGNL_VLD# and HEALTHY#
signals are de-asserted, the high side drivers disabled,
and reset outputs asserted. On a
CompactPCI board this
must be connected to early power.
4
SMH4042A
2070 9.1 5/27/03
SUMMIT MICROELECTRONICS, Inc.
GND (14)
Power supply return line. Ground should be applied at the
same time as early power.
BD_SEL1#, BD_SEL2# (13, 12)
These are active low TTL level inputs with internal pull-
ups to V
CC
. When pulled low they indicate full board
insertion. On the host side the signals should be directly
tied to ground. In a "High Availability" application these
inputs can be the last pins to mate with the backplane.
Alternatively, they can be actively driven by the host, or
be connected to switches interfaced to the board ejectors,
or any combination. Regardless, both inputs must be low
before the SMH4042A will begin to turn on the backend
voltage.
DRVREN# (2)
An open-drain, active-low output that indicates the status
of the 3 volt and 5 volt high side driver outputs (VGATE5
and VGATE3). This signal may also be used as a
switching signal for the 12 volt supply.
FAULT# (4)
An open-drain, active-low output. It will be driven low
whenever an over-current condition is detected. It will be
reset at the same time that the VGATE outputs are turned
back on after a reset from the host on the PWR_EN signal.
HEALTHY# (15)
An open-drain, active-low output indicating card side
power inputs are above their reset trip levels.
LOCAL_PCI_RST# (9)
An open-drain active-low output. It is used to reset the
backend circuitry on the add-in card. It is active whenever
the card-side monitor inputs are below their respective
V
TRIP
levels. It may also be driven low by a low input on
the PCI_RST# pin.
LOCAL_PCI_RST (20)
An open-drain (PFET) active-high output. It operates in
parallel with LOCAL_PCI_RST#, providing an active high
reset signal which is required by many 8051 style MCUs.
It is active whenever the card-side monitor inputs are
below their respective V
TRIP
levels. It may also be driven
active by a low input on the PCI_RST# pin.
SGNL_VLD# (16)
An open-drain, active-low output that indicates card side
power is valid and the internal card side PCI_RST# timer
has timed out.
VGATE3 (22)
A slew rate limited high side driver output for the 3.3V
external power FET gate. The output-voltage is generated
by an on-board charge pump.
VGATE5 (27)
A slew rate limited high side driver output for the 5V
external power FET gate. The output voltage is generated
by an on-board charge pump.
1V
REF
(5)
This output provides a 1V reference for pre-charging the
bus signal pins. Implementing a simple unity-gain ampli-
fier circuit will allow pre-charging a large number of pins.
ABSOLUTE MAXIMUM RATINGS*
RECOMMENDED OPERATING CONDITIONS
*
Temperature Under Bias ......................... 55C to 125C
Storage Temperature .............................. 65C to 150C
Lead Solder Temperature (10 secs) ..................... 300 C
Terminal Voltage with Respect to GND:
CARD_3V_MON, CARD_5V_MON,
HST_3V_MON, SGNL_VLD#, HEALTHY#,
LOCAL_PCI_RET#, V
CC ........................................
7V
VGATE3, VGATE5, DRVREN# .................. 16V
RESET ............................................ V
CC
+ 0.7V
All Others ........................................ V
CC
+ 0.7V
Junction Temperature..........................................150C
ESD Rating per JEDEC...................................2000V
Latch-Up testing per JEDEC........................+/- 100mA
Temperature Range (Industrial).............-40 C to +85C
(Commercial).............-5 C to +70C
Supply Voltage.......................................2.7V to 5.5V
Package Thermal Resistance (
JA)
28 Lead SOIC/SSOP.................................80
o
C/W
Moisture Classification Level 1 (MSL 1) per J-STD- 020
RELIABILITY CHARACTERISTICS
Data Retention........................................100 Years
Endurance......................................100,000 Cycles
Note * - The device is not guaranteed to function outside its operating
rating. Stresses listed under Absolute Maximum Ratings may cause
permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions
outside those listed in the operational sections of this specification is
not implied. Exposure to any absolute maximum rating for extended
periods may affect device performance and reliability.
2070 9.1 5/27/03
SMH4042A
SUMMIT MICROELECTRONICS, Inc.
5
DC OPERATING CHARACTERISTICS
(Over Recommended Operating Conditions; Voltages are relative to GND)
Notes:
(1) The SMH4042A will drive the Reset outputs and voltage control signals throughout the operating range of 1V to 5.5V. The balance
of the logic will not be guaranteed operational unless V
CC
is greater than 2.7V.
(2) A, B,G, H, K. L, M, & N refer to the Part Number Suffix.
(3) For T
A
= 10C to 85C.
2037 Elect Table 2.0
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
)
2
(
.
n
i
M
.
p
y
T
.
x
a
M
s
t
i
n
U
V
C
C
e
g
a
t
l
o
v
y
l
p
p
u
S
)
1
(
1
V
I
1
C
C
t
n
e
r
r
u
C
y
l
p
p
u
S
r
e
w
o
P
g
n
i
t
a
r
e
p
O
0
0
5
A
I
2
C
C
g
n
i
t
i
r
W
3
A
m
V
P
I
R
T
)
2
(
s
l
e
v
e
L
d
l
o
h
s
e
r
h
T
V
C
C
5 A
0
5
2
.
4
5
7
3
.
4
0
0
5
.
4
V
V
C
C
5 B
0
0
5
.
4
5
2
6
.
4
0
5
7
.
4
V
N
O
M
_
V
3
_
T
S
H
G
7
5
.
2
5
6
.
2
2
7
.
2
V
N
O
M
_
V
3
_
T
S
H
H
2
7
.
2
0
8
.
2
7
8
.
2
V
N
O
M
_
V
3
_
T
S
H
K
7
8
.
2
5
9
.
2
0
0
.
3
V
N
O
M
_
V
3
_
T
S
H
L
0
0
.
3
0
1
.
3
7
1
.
3
V
N
O
M
_
V
5
_
D
R
A
C
M
V
C
C
V
m
0
5
+
5
V
N
O
M
_
V
5
_
D
R
A
C
N
V
C
C
V
m
0
5
5
V
N
O
M
_
V
3
_
D
R
A
C
M
+
N
O
M
_
V
3
_
T
S
H
V
m
0
5
V
N
O
M
_
V
3
_
D
R
A
C
N
N
O
M
_
V
3
_
T
S
H
V
m
0
5
V
V
T
S
Y
H
R
T
s
i
s
e
r
e
t
s
y
H
t
n
i
o
P
p
i
r
T
7
V
m
I
I
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
n
I
2
A
I
O
L
t
n
e
r
r
u
C
e
g
a
k
a
e
L
t
u
p
t
u
O
0
1
A
V
L
I
e
g
a
tl
o
V
w
o
L
t
u
p
n
I
1
.
0
8
.
0
V
V
H
I
e
g
a
tl
o
V
h
g
i
H
t
u
p
n
I
2
V
C
C
V
1
+
V
V
L
O
e
g
a
tl
o
V
w
o
L
t
u
p
t
u
O
V
C
C
I
,
V
0
.
5
=
L
O
A
m
1
.
2
=
4
.
0
V
V
H
O
e
g
a
tl
o
V
h
g
i
H
t
u
p
t
u
O
V
C
C
I
,
V
0
.
5
=
H
O
A
0
0
4
=
4
.
2
V
V
S
R
L
O
w
o
L
#
T
S
R
_
I
C
P
_
L
A
C
O
L
I
L
O
A
m
2
.
3
=
4
.
0
V
V
S
R
H
O
h
g
i
H
T
E
S
E
R
I
H
O
A
0
0
8
=
V
C
C
V
5
7
.
0
V
V
3
G
V
H
O
h
g
i
H
3
E
T
A
G
V
I
H
O
A
5
=
2
1
3
1
5
1
V
V
5
G
V
H
O
h
g
i
H
5
E
T
A
G
V
I
H
O
A
5
=
3
1
4
1
5
1
V
V
F
E
R
e
g
a
t
l
o
V
t
u
p
t
u
O
e
c
n
e
r
e
f
e
R
d
a
o
L
o
N
5
9
.
0
0
0
.
1
5
0
.
1
V
V
B
C
e
g
a
t
l
o
V
p
i
r
T
r
e
k
a
e
r
B
t
i
u
c
r
i
C
)
3
(
0
4
0
5
0
6
V
m
PDF 
ZIP