1
01/14/02
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
VP1550
Advanced DMOS Technology
These enhancement-mode (normally-off) transistors utilize a
vertical DMOS structure and Supertex's well-proven silicon-gate
manufacturing process. This combination produces devices with
the power handling capabilities of bipolar transistors and with the
high input impedance and positive temperature coefficient inher-
ent in MOS devices. Characteristic of all MOS structures, these
devices are free from thermal runaway and thermally-induced
secondary breakdown.
Supertex's vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where high breakdown
voltage, high input impedance, low input capacitance, and fast
switching speeds are desired.
P-Channel Enhancement-Mode
Vertical DMOS FETs
Absolute Maximum Ratings
Drain-to-Source Voltage
BV
DSS
Drain-to-Gate Voltage
BV
DGS
Gate-to-Source Voltage
20V
Operating and Storage Temperature
-55
C to +150
C
Soldering Temperature*
300
C
*
Distance of 1.6 mm from case for 10 seconds.
Applications
Motor controls
Converters
Amplifiers
Switches
Power supply circuits
Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low C
ISS
and fast switching speeds
Excellent thermal stability
Integral Source-Drain diode
High input impedance and high gain
Complementary N- and P-channel devices
BV
DSS
/
R
DS(ON)
I
D(ON)
BV
DGS
(max)
(min)
Die*
-500V
125
-100mA
VP1550NW
* Die in wafer form.
Order Number / Package
Ordering Information
2
90%
10%
90%
90%
10%
10%
PULSE
GENERATOR
V
DD
R
L
OUTPUT
D.U.T.
t
(ON)
t
d(ON)
t
(OFF)
t
d(OFF)
t
F
t
r
INPUT
INPUT
OUTPUT
0V
V
DD
R
gen
0V
-10V
VP1550
Switching Waveforms and Test Circuit
Electrical Characteristics
(@ 25
C unless otherwise specified)
Symbol
Parameter
Min
Typ
Max
Unit
Conditions
BV
DSS
-500
V
GS(th)
Gate Threshold Voltage
-2.0
-4.5
V
V
GS
= V
DS
, I
D
= -1mA
V
GS(th)
Change in V
GS(th)
with Temperature
3.5
6
mV/
C
V
GS
= V
DS
, I
D
= -1mA
I
GSS
Gate Body Leakage
-100
nA
V
GS
=
20V, V
DS
= 0V
I
DSS
Zero Gate Voltage Drain Current
-10
V
GS
= 0V, V
DS
= Max Rating
A
V
GS
= 0V, V
DS
= 0.8 Max Rating
T
A
= 125
C
I
D(ON)
ON-State Drain Current
-90
V
GS
= -5V, V
DS
= -25V
-100
-240
V
GS
= -10V, V
DS
= -25V
R
DS(ON)
85
V
GS
= -5V, I
D
= -5mA
80
125
V
GS
= -10V, I
D
= -10mA
R
DS(ON)
Change in R
DS(ON)
with Temperature
0.85
%/
C
V
GS
= -10V, I
D
= -10mA
G
FS
Forward Transconductance
25
40
m
V
DS
= -25V, I
D
= -10mA
C
ISS
Input Capacitance
40
70
C
OSS
Common Source Output Capacitance
10
20
pF
C
RSS
Reverse Transfer Capacitance
3
10
t
d(ON)
Turn-ON Delay Time
5
10
t
r
Rise Time
8
10
t
d(OFF)
Turn-OFF Delay Time
8
15
t
f
Fall Time
5
16
V
SD
Diode Forward Voltage Drop
-0.8
-1.5
V
V
GS
= 0V, I
SD
= -0.1A
t
rr
Reverse Recovery Time
200
ns
V
GS
= 0V, I
SD
= -0.1A
Notes:
1. All D.C. parameters 100% tested at 25
C unless otherwise stated. (Pulse test: 300
s pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
mA
V
V
GS
= 0V, I
D
= -1mA
Drain-to-Source
Breakdown Voltage
Static Drain-to-Source
ON-State Resistance
-1000
V
DD
= -25V
ns
I
D
= -100mA
R
GEN
= 25
V
GS
= 0V, V
DS
= -25V
f = 1 MHz
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 FAX: (408) 222-4895
www.supertex.com
11/12/01
2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
PDF 
ZIP