ChipFind - документация

Электронный компонент: 5962-9086303MXA

Скачать:  PDF   ZIP
TLC32046C, TLC32046I, TLC32046M
Data Manual
Wide-Band Analog Interface Circuit
SLAS028
May 1995
IMPORTANT NOTICE
Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any
semiconductor product or service without notice, and advises its customers to obtain the latest
version of relevant information to verify, before placing orders, that the information being relied
on is current.
TI warrants performance of its semiconductor products and related software to the specifications
applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality
control techniques are utilized to the extent TI deems necessary to support this warranty.
Specific testing of all parameters of each device is not necessarily performed, except those
mandated by government requirements.
Certain applications using semiconductor products may involve potential risks of death,
personal injury, or severe property or environmental damage ("Critical Applications").
TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES
OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.
Inclusion of TI products in such applications is understood to be fully at the risk of the customer.
Use of TI products in such applications requires the written approval of an appropriate TI officer.
Questions concerning potential risk applications should be directed to TI through a local SC
sales office.
In order to minimize risks associated with the customer's applications, adequate design and
operating safeguards should be provided by the customer to minimize inherent or procedural
hazards.
TI assumes no liability for applications assistance, customer product design, software
performance, or infringement of patents or services described herein. Nor does TI warrant or
represent that any license, either express or implied, is granted under any patent right, copyright,
mask work right, or other intellectual property right of TI covering or relating to any combination,
machine, or process in which such semiconductor products or services might be or are used.
Copyright
1995, Texas Instruments Incorporated
iii
Contents
Section
Title
Page
1
Introduction
11
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.1
Features
12
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.2
Functional Block Diagrams
13
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.3
Terminal Assignments
16
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.4
Ordering Information
16
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5
Terminal Functions
17
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2
Detailed Description
21
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.1
Internal Timing Configuration
22
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.2
Analog Input
24
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.3
A/D Band-Pass Filter, Clocking, and Conversion Timing
24
. . . . . . . . . . . . . . . . . . . .
2.4
A/D Converter
24
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.5
Analog Output
24
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.6
D/A Low-Pass Filter, Clocking, and Conversion Timing
24
. . . . . . . . . . . . . . . . . . . . .
2.7
D/A Converter
24
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.8
Serial Port
25
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.9
Synchronous Operation
25
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.9.1
One 16-Bit Word
25
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.9.2
Two 8-Bit Bytes
25
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.9.3
Synchronous Operating Frequencies
26
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.10 Asynchronous Operation
26
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.10.1 One 16-Bit Word
26
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.10.2 Two 8-Bit Bytes
26
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.10.3 Asynchronous Operating Frequencies
26
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.11 Operation of TLC32046C and TLC32046I With Internal Voltage Reference
27
. . .
2.12 Operation of TLC32046C AND TLC32046I With External Voltage Reference
27
.
2.13 Reset
27
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.14 Loopback
27
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.15 Communications Word Sequence
28
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.15.1 Primary DR Word Bit Pattern
28
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.15.2 Primary DX Word Bit Pattern
29
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.15.3 Secondary DX Word Bit Pattern
210
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.16 Reset Function
210
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.17 Power-Up Sequence
211
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.18 AIC Register Constraints
211
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.19 AIC Responses to Improper Conditions
211
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.20 Operation With Conversion Times Too Close Together
212
. . . . . . . . . . . . . . . . . . . . .
2.21 More Than One Receive Frame Sync Occurring Between Two Transmit
Frame Syncs Asynchronous Operation
212
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.22 More Than One Transmit Frame Sync Occurring Between Two Receive
Frame Syncs Asynchronous Operation
213
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
iv
Section
Title
Page
2.23 More than One Set of Primary and Secondary DX Serial Communications
Occurring Between Two Receive Frame Syncs Asynchronous Operation
213
. . .
2.24 System Frequency Response Correction
214
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.25 (Sin x)/x Correction
214
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.26 (Sin x)/x Roll-Off for a Zero-Order Hold Function
214
. . . . . . . . . . . . . . . . . . . . . . . . . .
2.27 Correction Filter
215
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.28 Correction Results
215
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.29 TMS320 Software Requirements
216
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3
Specifications
31
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.1
Absolute Maximum Ratings Over Operating Free-Air Temperature Range
31
. . . .
3.2
Recommended Operating Conditions
31
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3
Electrical Characteristics Over Recommended Operating Free-Air
Temperature Range, V
CC+
= 5 V, V
CC
= 5 V, V
DD
= 5 V
32
. . . . . . . . . . . . . . . . .
3.3.1
Total Device, MSTR CLK Frequency = 5.184 MHz
32
. . . . . . . . . . . . . . . . .
3.3.2
Power Supply Rejection and Crosstalk Attenuation
32
. . . . . . . . . . . . . . . . .
3.3.3
Serial Port
32
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.4
Receive Amplifier Input
33
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.5
Transmit Filter Output
33
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.6
Receive and Transmit Channel System Distortion, SCF Clock
Frequency = 288 kHz
33
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3.7
Receive Channel Signal-to-Distortion Ratio
34
. . . . . . . . . . . . . . . . . . . . . . .
3.3.8
Transmit Channel Signal-to-Distortion Ratio
34
. . . . . . . . . . . . . . . . . . . . . . .
3.3.9
Receive and Transmit Gain and Dynamic Range
34
. . . . . . . . . . . . . . . . . . .
3.3.10 Receive Channel Band-Pass Filter Transfer Function,
SCF f
clock
= 288 kHz, Input (IN+ IN ) Is A + 3-V Sine Wave
35
. . . . . . .
3.3.11 Receive and Transmit Channel Low-Pass Filter Transfer Function,
SCF f
clock
= 288 kHz
35
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4
Operating Characteristics Over Recommended Operating Free-Air
Temperature Range, V
CC+
= 5 V, V
CC
= 5 V, V
DD
= 5 V
36
. . . . . . . . . . . . . . . . .
3.4.1 Receive and Transmit Noise
36
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5
Timing Requirements
36
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5.1
Serial Port Recommended Input Signals
36
. . . . . . . . . . . . . . . . . . . . . . . . . .
3.5.2
Serial Port AIC Output Signals, C
L
= 30 pF for SHIFT CLK Output,
C
L
= 15 pF For All Other Outputs
37
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4
Parameter Measurement Information
41
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5
Typical Characteristics
51
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
6
Application Information
61
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
v
List of Illustrations
Figure
Title
Page
11
Dual-Word (Telephone Interface) Mode
15
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
12
Word Mode
15
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
13
Byte Mode
15
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
21
Asynchronous Internal Timing Configuration
23
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
22
Primary and Secondary Communications Word Sequence
28
. . . . . . . . . . . . . . . . . . .
23
DR Word Bit Pattern
28
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
24
Primary DX Word BIt Pattern
29
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
25
Secondary DX Word BIt Pattern
210
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
26
Reset on Power-Up Circuit
211
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
27
Conversion Times Too Close Together
212
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28
More Than One Receive Frame Sync Between Two Transmit Frame Syncs
213
. . .
29
More Than One Transmit Frame Sync Between Two Receive Frame Syncs
213
. . .
210 More Than One Set of Primary and Secondary DX Serial Communications
Between Two Receive Frame Syncs
214
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
211 First-Order Correction Filter
215
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
41
IN + and IN Gain Control Circuitry
41
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
42
Dual-Word (Telephone Interface) Mode Timing
42
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
43
Word Timing
42
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 4
Byte Mode Timing
43
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 5
Shift-Clock Timing
44
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
4 6
TMS32010/TMS320C15 TLC32046 Interface Timing
44
. . . . . . . . . . . . . . . . . . . . . .
4 7
TMS32010/TMS320C15 TLC32046 Interface Circuit
45
. . . . . . . . . . . . . . . . . . . . . . .