SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026F APRIL 1998 REVISED OCTOBER 2001
1
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
D
Processed to MIL-PRF-38535 (QML)
D
Operating Temperature Ranges:
Military (M) 55
C to 125
C
Special (S) 55
C to 105
C
D
SMD Approval
D
High-Performance Floating-Point Digital
Signal Processor (DSP):
SMJ320C31-60 (5 V)
33-ns Instruction Cycle Time
330 Million Operations Per Second
(MOPS), 60 Million Floating-Point
Operations Per Second (MFLOPS),
30 Million Instructions Per Second
(MIPS)
SMJ320C31-50 (5 V)
40-ns Instruction Cycle Time
275 MOPS, 50 MFLOPS, 25 MIPS
SMJ320C31-40 (5 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
SMJ320LC31-40 (3.3 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
SMQ320LC31-40 (3.3 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
D
32-Bit High-Performance CPU
D
16- / 32-Bit Integer and 32- / 40-Bit
Floating-Point Operations
D
32-Bit Instruction and Data Words, 24-Bit
Addresses
D
Two 1K Word
32-Bit Single-Cycle
Dual-Access On-Chip RAM Blocks
D
Boot-Program Loader
D
64-Word
32-Bit Instruction Cache
D
Eight Extended-Precision Registers
D
Two Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
D
Two Low-Power Modes
D
On-Chip Memory-Mapped Peripherals:
One Serial Port Supporting
8- / 16- / 24- / 32-Bit Transfers
Two 32-Bit Timers
One-Channel Direct Memory Access
(DMA) Coprocessor for Concurrent I/O
and CPU Operation
D
Fabricated Using Enhanced Performance
Implanted CMOS (EPIC
) Technology by
Texas Instruments (TI )
D
Two- and Three-Operand Instructions
D
40 / 32-Bit Floating-Point / Integer Multiplier
and Arithmetic Logic Unit (ALU)
D
Parallel ALU and Multiplier Execution in a
Single Cycle
D
Block-Repeat Capability
D
Zero-Overhead Loops With Single-Cycle
Branches
D
Conditional Calls and Returns
D
Interlocked Instructions for
Multiprocessing Support
D
Bus-Control Registers Configure
Strobe-Control Wait-State Generation
D
Validated Ada Compiler
D
Integer, Floating-Point, and Logical
Operations
D
32-Bit Barrel Shifter
D
One 32-Bit Data Bus (24-Bit Address)
D
Packaging
132-Lead Ceramic Quad Flatpack With
Nonconductive Tie-Bar (HFG Suffix)
141-Pin Ceramic Staggered Pin
Grid- Array Package (GFA Suffix)
132-Lead TAB Frame
132-Lead Plastic Quad Flatpack
(PQ Suffix)
description
The SMJ320C31, SMJ320LC31, and SMQ320LC31 digital signal processors (DSPs) are 32-bit, floating-point
processors manufactured in 0.6-
m triple-level-metal CMOS technology. The devices are part of the
SMJ320C3x generation of DSPs from Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC is a trademark of Texas Instruments Incorporated.
Copyright
2001, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026F APRIL 1998 REVISED OCTOBER 2001
2
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
description (continued)
The SMJ320C3x internal busing and special digital-signal-processing instruction set have the speed and
flexibility to execute up to 60 MFLOPS. The SMJ320C3x optimizes speed by implementing functions in
hardware that other processors implement through software or microcode. This hardware-intensive approach
provides performance previously unavailable on a single chip.
The SMJ320C3x can perform parallel multiply and ALU operations on integer or floating-point data in a single
cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs,
internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time.
High performance and ease of use are results of these features.
General-purpose applications are greatly enhanced by the large address space, multiprocessor interface,
internally and externally generated wait states, one external interface port, two timers, one serial port, and
multiple-interrupt structure. The SMJ320C3x supports a wide variety of system applications from host processor
to dedicated coprocessor.
High-level-language support is easily implemented through a register-based architecture, large address space,
powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.
For additional information when designing for cold temperature operation, please see Texas Instruments
application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature
number SGUA001.
PDF 
ZIP
