74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
Copyright
1993, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Parallel-to-Serial, Serial-to-Parallel
Conversions
Left or Right Shifts
Parallel Synchronous Loading
Direct Overriding Clear
Temporary Data Latching Capability
Flow-Through Architecture to Optimize
PCB Layout
Center-Pin V
CC
and GND Configurations to
Minimize High-Speed Switching Noise
EPIC
t
(Enhanced-Performance Implanted
CMOS) 1-
m
m Process
500-mA Typical Latch-Up Immunity at
125
C
Package Options Include Plastic
Small-Outline Packages, and Standard
Plastic 300-mil DIPs
description
This bidirectional shift register features parallel outputs, right-shift and left-shift serial inputs,
operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of
operation:
Parallel (broadside) load
Shift right (in the direction Q
A
toward Q
D
)
Shift left (in the direction Q
D
toward Q
A
)
Inhibit clocking (do nothing).
Synchronous parallel loading is accomplished by applying the 4 bits of data and taking both mode control inputs,
S0 and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive
transition of the clock input. During loading, serial data flow is inhibited.
Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low.
Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left
synchronously, and new data is entered at the shift-left serial inputs. Clocking of the flip-flop is inhibited when
both mode control inputs are low.
The 74AC11194 is characterized for operation from 40
C to 85
C.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
SR SER
Q
A
Q
B
GND
GND
GND
GND
Q
C
Q
D
SL SER
S0
S1
A
B
V
CC
V
CC
C
D
CLR
CLK
DW OR N PACKAGE
(TOP VIEW)
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC is a trademark of Texas Instruments Incorporated.
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Function Table
INPUTS
OUTPUTS
CLEAR
MODE
CLOCK
SERIAL
PARALLEL
QA
QB
QC
QD
CLEAR
S1
S0
CLOCK
LEFT
RIGHT
A
B
C
D
QA
QB
QC
QD
L
X
X
X
X
X
X
X
X
X
L
L
L
L
H
X
X
L
X
X
X
X
X
X
QA0
QB0
QC0
QD0
H
H
H
X
X
a
b
c
d
a
b
c
d
H
L
H
X
H
X
X
X
X
H
QAn
QBn
QCn
H
L
H
X
L
X
X
X
X
L
QAn
QBn
QCn
H
H
L
H
X
X
X
X
X
QBn
QCn
QDn
H
H
H
L
L
X
X
X
X
X
QBn
QCn
QDn
L
H
L
L
X
X
X
X
X
X
X
QAO
QBO
QCO
QDO
H = high level (steady state)
L = low level (steady state)
X = irrelevant (any input, including transitions)
= transition from low to high level
a,b,c,d = the level of steady-state input at inputs A, B, C, or D, respectively.
QAO, QBO, QCO, QDO = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were
established.
QAn, QBn, QCn, QDn = the level of QA, QB, QC, or QD respectively, before the most-recent
transition of the clock.
timing clear, load, right-shift, inhibit, and clear sequences
CLK
S0
Q
C
CLR
Q
B
Q
A
Load
Shift Right
Mode
Control
Inputs
S1
Q
D
R
Serial
Data
Inputs
L
A
Parallel
Data
Inputs
B
H
L
C
D
H
L
Outputs
CLR
Shift Left
Inhibit
CLR
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
logic symbol
CLR
SRG4
R
12
1
C4
20
S0
1
3, 4D
17
B
3, 4D
14
C
2
3
8
0
19
S1
11
CLK
QA
QB
QC
/2
M
0
3
1, 4D
1
SR SER
3, 4D
18
A
9
QD
3, 4D
13
D
2, 4D
10
SL SER
logic diagram (positive logic)
1S
C1
1R
R
S0
Mode
Control
Inputs
S1
19
20
A
B
C
D
18
17
14
13
1
SR SER
10
SL SER
Parallel Inputs
1S
C1
1R
R
1S
C1
1R
R
1S
C1
1R
R
CLK
CLR
QA
2
QB
3
QC
8
QD
9
Parallel Outputs
11
12
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, V
O
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0 or V
I
> V
CC
)
20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
O
(V
O
= 0 to V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through V
CC
or GND pins
100 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range
65
C to 150
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
recommended operating conditions
MIN
NOM
MAX
UNIT
VCC
Supply voltage
3
5
5.5
V
VCC = 3 V
2.1
VIH
High-level input voltage
VCC = 4.5 V
3.15
V
VCC = 5.5 V
3.85
VCC = 3 V
0.9
VIL
Low-level input voltage
VCC = 4.5 V
1.35
V
VCC = 5.5 V
1.65
VCC = 3 V
4
IOH
High-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
VCC = 3 V
12
IOL
Low-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
D
t/
D
v
Input transition rise or fall rate
0
10
ns/V
TA
Operating free-air temperature
40
85
C
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25
C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
3 V
2.9
2.9
IOH = 50
m
A
4.5 V
4.4
4.4
5.5 V
5.4
5.4
VOH
IOH = 4 mA
3 V
2.58
2.48
V
IOH = 24 mA
4.5 V
3.94
3.8
IOH = 24 mA
5.5 V
4.94
4.8
IOH = 75 mA
{
5.5 V
3.85
3 V
0.1
0.1
IOL = 50
m
A
4.5 V
0.1
0.1
5.5 V
0.1
0.1
VOL
IOL = 12 mA
3 V
0.36
0.44
V
IOL = 24 mA
4.5 V
0.36
0.44
IOL = 24 mA
5.5 V
0.36
0.44
IOL = 75 mA
{
5.5 V
1.65
II
VI = VCC or GND
5.5 V
0.1
1
m
A
ICC
VI = VCC or GND, IO = 0
5.5 V
8
80
m
A
Ci
VI = VCC or GND
5 V
4
pF
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
timing requirements over recommended operating free-air temperature range, V
CC
= 3.3 V
0.3 V
(unless otherwise noted) (see Figure 1)
PARAMETER
TA = 25
C
MIN
MAX
UNIT
PARAMETER
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
90
0
90
MHz
CLK high
5.5
5.5
tw
Pulse duration
CLK low
5.5
5.5
ns
CLR low
4.5
4.5
t
Setup time before CLK
Select
5
5
ns
tsu
Setup time before CLK
Data
4
4
ns
th
Hold time after CLK
Select
1.5
1.5
ns
th
Hold time after CLK
Data
0.5
0.5
ns
t
Recovery time
1
1
ns
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
timing requirements over recommended operating free-air temperature range, V
CC
= 5 V
0.5 V
(unless otherwise noted) (see Figure 1)
PARAMETER
TA = 25
C
MIN
MAX
UNIT
PARAMETER
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
100
0
100
MHz
CLK high
5
5
tw
Pulse duration
CLK low
5
5
ns
CLR low
4.5
4.5
t
Setup time before CLK
Select
4
4
ns
tsu
Setup time before CLK
Data
2.5
2.5
ns
th
Hold time after CLK
Select
1.5
1.5
ns
th
Hold time after CLK
Data
1
1
ns
t
Recovery time
1
1
ns
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
90
120
90
MHz
tPHL
CLK
Any Q
1
5.8
8.4
1
9.5
ns
tPLH
CLK
Any Q
1
6.6
8.9
1
10.2
ns
tPHL
CLR
Any Q
1.7
7.1
9.5
1.7
10.7
ns
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
100
130
100
MHz
tPHL
CLK
Any Q
0.8
3.9
6.2
0.8
6.8
ns
tPLH
CLK
Any Q
1.1
4.4
6.6
1.1
7.7
ns
tPHL
CLR
Any Q
1.5
4.6
7
1.5
7.8
ns
operating characteristics, V
CC
= 5 V, T
A
= 25
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd Power dissipation capacitance
CL = 50 pF, f = 1 MHz
66
pF
74AC11194
4BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
SCAS093 NOVEMBER 1989 REVISED APRIL 1993
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 50 pF
(see Note A)
500
LOAD CIRCUIT
Input
(see Note B)
In-Phase
Output
Out-of-Phase
Output
tPLH
tPHL
tPHL
tPLH
PROPAGATION DELAY TIMES
VOH
VOH
VOL
VOL
50% VCC
0 V
0 V
0 V
High-Level
Input
Low-Level
Input
tw
PULSE DURATION
50%
VCC
0 V
0 V
th
tsu
SETUP AND HOLD TIMES
Data
Input
Timing Input
(see Note B)
50% VCC
50% VCC
50% VCC
50%
50%
VCC
VCC
50%
50%
50%
50%
VCC
VCC
50%
50%
NOTES: A. CL includes probe and jig capacitance.
B. Input pulses are supplied by generators having the following characteristics: PRR
10 MHz, ZO = 50
, tr = 3 ns, tf = 3 ns. For testing
fmax and pulse duration: tr = 1 to 3 ns, tf = 1 to 3 ns.
C. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL
APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER'S RISK.
In order to minimize risks associated with the customer's applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI's publication of information regarding any third
party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright
1998, Texas Instruments Incorporated
PDF 
ZIP