18-Bit 1-MSPS Differential Input, Micropower Samp Analog-to-Digital Converter (R ev. A)
Burr Brown Products
from Texas Instruments
FEATURES
APPLICATIONS
DESCRIPTION
CDAC
_
+
Output
Latches
and
3-State
Drivers
BYTE
16-/8-Bit
Parallel DA TA
Output Bus
SAR
Conversion
and
Control Logic
Comparator
Clock
+IN
-IN
REFIN
CONVST
BUSY
CS
RD
4.096-V
Internal
Reference
REFOUT
BUS 18/16
ADS8482
SLAS386A JULY 2005 REVISED JUNE 2006
18-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER
SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE,
REFERENCE
Medical Instruments
0 to 1-MHz Sample Rate
Optical Networking
1.2 LSB Typ,
2.5 LSB Max INL
Transducer Interface
+0.75/-0.6 LSB Typ, +1.5/-1 LSB Max DNL
High Accuracy Data Acquisition Systems
18-Bit NMC Ensured Over Temperature
Magnetometers
0.05-mV Offset Error
0.05-PPM/
C Offset Error Drift
0.035 %FSR Gain Error
The ADS8482 is an 18-bit, 1-MSPS A/C converter
0.5-PPM/
C Gain Error Drift
with
an
internal
4.096-V
reference
and
a
99dB SNR, -121dB THD, 123dB SFDR
pseudo-bipolar, fully differential input. The device
includes a 18-bit capacitor-based SAR A/D converter
Zero Latency
with inherent sample and hold. The ADS8482 offers
Low Power: 225 mW at 1 MSPS
a full 18-bit interface, a 16-bit option where data is
Unipolar Differential Input Range: V
ref
to Vref
read using two read cycles, or an 8-bit bus option
using three read cycles.
Onboard Reference with 6 PPM/
C Drift
Onboard Reference Buffer
The ADS8482 is available in a 48-lead 7x7 QFN
package and is characterized over the industrial
High-Speed Parallel Interface
40
C to 85
C temperature range.
Wide Digital Supply 2.7 V to 5.25 V
8-/16-/18-Bit Bus Transfer
48-Pin 7x7 QFN Package
HIGH SPEED SAR CONVERTER FAMILY
TYPE/SPEED
500 kHz
~600 kHz
750 kHz
1 MHz
1.25 MHz
2 MHz
3 MHz
4MHz
ADS8383
ADS8381
ADS8481
18-Bit Pseudo-Diff
ADS8380 (s)
18-Bit Pseudo-Bipolar, Fully Diff
ADS8382 (s)
ADS8482
ADS8327
ADS8370 (s)
ADS8371
ADS8471
ADS8401
ADS8411
16-Bit Pseudo-Diff
ADS8328
ADS8372 (s)
ADS8405
ADS8410 (s)
ADS8472
ADS8402
ADS8412
ADS8422
16-Bit Pseudo-Bipolar, Fully Diff
ADS8406
ADS8413 (s)
14-Bit Pseudo-Diff
ADS7890 (s)
ADS7891
12-Bit Pseudo-Diff
ADS7886
ADS7883
ADS7881
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright 20052006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
www.ti.com
ABSOLUTE MAXIMUM RATINGS
(1)
ADS8482
SLAS386A JULY 2005 REVISED JUNE 2006
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION
(1)
MAXIMUM
MAXIMUM
INTEGRAL
NO MISSING CODES
PACKAGE
PACKAGE
TEMPER-ATURE
ORDERING
TRANS-PORT
MODEL
DIFFERENTIAL
LINEARITY
RESOLUTION (BIT)
TYPE
DESIGNATOR
RANGE
INFORMATION
MEDIA QTY.
LINEARITY (LSB)
(LSB)
Tape and reel
ADS8482IRGZT
250
7x7 48 Pin
ADS8482I
4
1 to +1.5
18
RGZ
40
C to 85
C
QFN
Tape and reel
ADS8482IRGZR
1000
Tape and reel
ADS8482IBRGZT
250
7x7 48 Pin
ADS8482IB
2.5
1 to +1.5
18
RGZ
40
C to 85
C
QFN
Tape and reel
ADS8482IBRGZR
1000
(1)
For the most current specifications and package information, refer to our website at
www.ti.com
.
over operating free-air temperature range (unless otherwise noted)
VALUE
UNIT
+IN to AGND
0.4 to +VA + 0.1
V
IN to AGND
0.4 to +VA + 0.1
V
Voltage
+VA to AGND
0.3 to 7
V
+VBD to BDGND
0.3 to 7
V
+VA to +VBD
0.3 to 2.55
V
Digital input voltage to BDGND
0.3 to +VBD + 0.3
V
Digital output voltage to BDGND
0.3 to +VBD + 0.3
V
T
A
Operating free-air temperature range
40 to 85
C
T
stg
Storage temperature range
65 to 150
C
Junction temperature (T
J
max)
150
C
Power dissipation
(T
J
Max T
A
)/
JA
QFN package
JA
thermal impedance
22
C/W
Vapor phase (60 sec)
215
C
Lead temperature, soldering
Infrared (15 sec)
220
C
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2
Submit Documentation Feedback
www.ti.com
SPECIFICATIONS
ADS8482
SLAS386A JULY 2005 REVISED JUNE 2006
T
A
= 40
C to 85
C, +VA = 5 V, +VBD = 3 V or 5 V, V
ref
= 4.096 V, f
SAMPLE
= 1 MSPS (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
ANALOG INPUT
Full-scale input voltage
(1)
+IN (IN)
V
ref
V
ref
V
+IN
0.2
V
ref
+ 0.2
Absolute input voltage
V
IN
0.2
V
ref
+ 0.2
Common-mode input range
(V
ref
)/2 0.2
(V
ref
)/2
(V
ref
)/2 + 0.2
V
Input capacitance
65
pF
Input leakage current
1
nA
SYSTEM PERFORMANCE
Resolution
18
Bits
ADS8482I
18
No missing codes
Bits
ADS8482IB
18
ADS8482I
4
1.2
4
LSB
Integral linearity
(2)
(18 bit)
(3)
ADS8482IB
2.5
1.2
2.5
ADS8482I
1
0.6/0.75
1.5
LSB
Differential linearity
(18 bit)
ADS8482IB
1
0.6/0.75
1.5
ADS8482I
0.5
0.05
0.5
Offset error
(4)
mV
ADS8482IB
0.5
0.05
0.5
ADS8482I
0.05
Offset error temperature drift
ppm/
C
ADS8482IB
0.05
ADS8482I
V
ref
= 4.096 V
0.1
0.035
0.1
%FS
Gain error
(4) (5)
ADS8482IB
V
ref
= 4.096 V
0.1
0.035
0.1
%FS
ADS8482I
0.5
Gain error temperature drift
ppm/
C
ADS8482IB
0.5
At dc (
0.2 V around V
ref
/2)
60
Common-mode rejection ratio
dB
+IN (IN) = 1 Vpp at 1 MHz
55
Noise
25
V RMS
Power supply rejection ratio
At 1FFFFh output code
60
dB
SAMPLING DYNAMICS
Conversion time
625
650
ns
Acquisition time
320
350
ns
Throughput rate
1
MHz
Aperture delay
4
ns
Aperture jitter
5
ps
Step response
150
ns
Over voltage recovery
150
ns
(1)
Ideal input span, does not include gain or offset error.
(2)
This is endpoint INL, not best fit.
(3)
LSB means least significant bit
(4)
Measured relative to an ideal full-scale input [+IN (IN)] of 8.192 V
(5)
This specification does not include the internal reference voltage error and drift.
3
Submit Documentation Feedback
www.ti.com
SPECIFICATIONS (Continued)
ADS8482
SLAS386A JULY 2005 REVISED JUNE 2006
T
A
= 40
C to 85
C, +VA = 5 V, +VBD = 3 V or 5 V, V
ref
= 4.096 V, f
SAMPLE
= 1 MSPS (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DYNAMIC CHARACTERISTICS
ADS8482I
120
V
IN
= 8 V
pp
at 2 kHz
ADS8482IB
121
ADS8482I
105
Total harmonic distortion (THD)
(1)
V
IN
= 8 V
pp
at 20 kHz
dB
ADS8482IB
110
ADS8482I
100
V
IN
= 8 V
pp
at 100 kHz
ADS8482IB
103
ADS8482I
96
98.6
V
IN
= 8 V
pp
at 2 kHz
ADS8482IB
97.5
99
ADS8482I
98
Signal to noise ratio (SNR)
(1)
V
IN
= 8 V
pp
at 20 kHz
dB
ADS8482IB
98.5
ADS8482I
95
V
IN
= 8 V
pp
at 100 kHz
ADS8482IB
97
ADS8482I
96
98.5
V
IN
= 8 V
pp
at 2 kHz
ADS8482IB
97.5
99
ADS8482I
97
Signal to noise + distortion (SINAD)
(1)
V
IN
= 8 V
pp
at 20 kHz
dB
ADS8482IB
98
ADS8482I
93
V
IN
= 8 V
pp
at 100 kHz
ADS8482IB
95
ADS8482I
120
V
IN
= 8 V
pp
at 2 kHz
ADS8482IB
123
ADS8482I
107
Spurious free dynamic range (SFDR)
(1)
V
IN
= 8 V
pp
at 20 kHz
dB
ADS8482IB
113
ADS8482I
102
V
IN
= 8 V
pp
at 100 kHz
ADS8482IB
105
3dB Small signal bandwidth
15
MHz
(1)
Calculated on the first nine harmonics of the input frequency.
4
Submit Documentation Feedback
www.ti.com
SPECIFICATIONS (Continued)
ADS8482
SLAS386A JULY 2005 REVISED JUNE 2006
T
A
= 40
C to 85
C, +VA = 5 V, +VBD = 3 V or 5 V, V
ref
= 4.096 V, f
SAMPLE
= 1 MSPS (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOLTAGE REFERENCE INPUT
Reference voltage at REFIN, V
ref
3.0
4.096
+VA 0.8
V
Reference resistance
(1)
500
k
Reference current drain
f
s
= 1 MHz
1
mA
INTERNAL REFERENCE OUTPUT
Internal reference start-up time
From 95% (+VA), with 1-
F storage capacitor
120
ms
Reference voltage range, V
ref
I
O
= 0
4.081
4.096
4.111
V
Source current
Static load
10
A
Line regulation
+VA = 4.75 V ~ 5.25 V
60
V
Drift
I
O
= 0
6
PPM/
C
DIGITAL INPUT/OUTPUT
Logic family CMOS
V
IH
I
IH
= 5
A
+VBD 1
+VBD + 0.3
V
IL
I
IL
= 5
A
0.3
0.8
Logic level
V
V
OH
I
OH
= 2 TTL loads
+VBD 0.6
V
OL
I
OL
= 2 TTL loads
Data format Straight Binary
POWER SUPPLY REQUIREMENTS
+VBD
2.7
3.3
5.25
V
Power supply
voltage
+VA
4.75
5
5.25
V
Supply current
(2)
f
s
= 1 MHz
45
50
mA
Power dissipation
(2)
f
s
= 1 MHz
225
250
mW
TEMPERATURE RANGE
Operating free-air
40
85
C
(1)
Can vary
20%
(2)
This includes only +VA current. +VBD current is typical 1 mA with 5 pF load capacitance on all output pins.
5
Submit Documentation Feedback
Document Outline
PDF 
ZIP