PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
24 BIT, 192 kHz SAMPLING, ADVANCED SEGMENT,
AUDIO STEREO DIGITAL TO ANALOG CONVERTER
FEATURES
D
24-Bit Resolution
D
Analog Performance:
- Dynamic Range:
- 132 dB (9 V rms, Mono)
- 129 dB (4.5 V rms, Stereo)
- 127 dB (2 V rms, Stereo)
- THD+N: 0.0004%
D
Differential Current Output: 7.8 mA p-p
D
8
Oversampling Digital Filter:
- Stop-Band Attenuation: 130 dB
- Pass-Band Ripple:
0.00001 dB
D
Sampling Frequency: 10 kHz to 200 kHz
D
System Clock: 128, 192, 256, 384, 512, or
768 f
S
With Autodetect
D
Accepts 16-, 20-, and 24-Bit Audio Data
D
PCM Data Formats: Standard, I
2
S, and
Left-Justified
D
DSD Format Interface Available
D
Optional Interface to External Digital Filter or
DSP Available
D
TDMCA or Serial Port (SPI/I
2
C)
D
User-Programmable Mode Controls:
- Digital Attenuation: 0 dB to 120 dB,
0.5 dB/Step
- Digital De-Emphasis
- Digital Filter Rolloff: Sharp or Slow
- Soft Mute
- Zero Flag for Each Output
D
Dual Supply Operation:
- 5-V Analog, 3.3-V Digital
D
5-V Tolerant Digital Inputs
D
Small 28-Lead SSOP Package, Lead-Free
Product
APPLICATIONS
D
A/V Receivers
D
SACD Player
D
DVD Players
D
HDTV Receivers
D
Car Audio Systems
D
Digital Multitrack Recorders
D
Other Applications Requiring 24-Bit Audio
DESCRIPTION
The PCM1792 is a monolithic CMOS integrated circuit that
includes stereo digital-to-analog converters and support
circuitry in a small 28-lead SSOP package. The data
converters use TI's advanced segment DAC architecture
to achieve excellent dynamic performance and improved
tolerance to clock jitter. The PCM1792 provides balanced
current outputs, allowing the user to optimize analog
performance externally. The PCM1792 accepts PCM and
DSD audio data formats, providing easy interfacing to
audio DSP and decoder chips. The PCM1792 also
accepts to interface external digital filter devices (DF1704,
DF1706, PMD200). Sampling rates up to 200 kHz are
supported. A full set of user-programmable functions is
accessible through an SPI or I
2
C serial control port, which
supports register write and readback functions. The
PCM1792 also supports the time division multiplexed
command and audio (TDMCA) data format.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate
precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to
damage because very small parametric changes could cause the device not to meet its published specifications.
PRODUCTION DATA information is current as of publication date. Products
conform to specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
Burr Brown Products
from Texas Instruments
Copyright
2003, Texas Instruments Incorporated
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
2
ORDERING INFORMATION
PRODUCT
PACKAGE
PACKAGE CODE
OPERATION
TEMPERATURE
RANGE
PACKAGE
MARKING
ORDERING
NUMBER
TRANSPORT
MEDIA
PCM1792DB
28-lead SSOP
28DB
-25
C to 85
C
PCM1792
PCM1792DB
Tube
PCM1792DB
28-lead SSOP
28DB
-25
C to 85
C
PCM1792
PCM1792DBR
Tape and reel
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted(1)
PCM1792
Supply voltage
VCC1, VCC2L, VCC2R
-0.3 V to 6.5 V
Supply voltage
VDD
-0.3 V to 4 V
Supply voltage differences: VCC1, VCC2L and VCC2R
0.1 V
Ground voltage differences: AGND1, AGND2, AGND3L, AGND3R, and DGND
0.1 V
Digital input
LRCK, DATA, BCK, SCK, MSEL, RST, MS(2), MDI, MC, MDO(2), ZEROL(2), ZEROR(2)
0.3 V to 6.5 V
Digital input
voltage
ZEROL(3), ZEROR(3), MDO(3), MS(3)
0.3 V to (VDD + 0.3 V) < 4 V
Analog input voltage
0.3 V to (VCC + 0.3 V) < 6.5 V
Input current (any pins except supplies)
10 mA
Ambient temperature under bias
40
C to 125
C
Storage temperature
55
C to 150
C
Junction temperature
150
C
Lead temperature (soldering)
260
C, 5 s
Package temperature (IR reflow, peak)
250
C
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input mode or I2C mode.
(3) Output mode except for I2C mode.
ELECTRICAL CHARACTERISTICS
all specifications at TA = 25
C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PARAMETER
TEST CONDITIONS
PCM1792DB
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
RESOLUTION
24
Bits
DATA FORMAT (PCM Mode)
Audio data interface format
Standard, I2S, left justified
Audio data bit length
16-, 20-, 24-bit selectable
Audio data format
MSB first, 2s complement
fS
Sampling frequency
10
200
kHz
System clock frequency
128, 192, 256, 384, 512, 768 fS
DATA FORMAT (DSD Mode)
Audio data interface format
DSD (direct stream digital)
Audio data bit length
1 Bit
fS
Sampling frequency
2.8224
MHz
System clock frequency
2.8224
11.2896
MHz
DIGITAL INPUT/OUTPUT
Logic family
TTL compatible
VIH
Input logic level
2
VDC
VIL
Input logic level
0.8
VDC
IIH
Input logic current
VIN = VDD
10
A
IIL
Input logic current
VIN = 0 V
10
A
VOH
Output logic level
IOH = -2 mA
2.4
VDC
VOL
Output logic level
IOL = 2 mA
0.4
VDC
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
3
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25
C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PARAMETER
TEST CONDITIONS
PCM1792DB
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DYNAMIC PERFORMANCE (PCM MODE, 2-V RMS OUTPUT) (1)(2)
fS = 44.1 kHz
0.0004%
0.0008%
THD+N at VOUT = 0 dB
fS = 96 kHz
0.0008%
THD+N at VOUT = 0 dB
fS = 192 kHz
0.0015%
EIAJ, A-weighted, fS = 44.1 kHz
123
127
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
127
dB
Dynamic range
EIAJ, A-weighted, fS = 192 kHz
127
dB
EIAJ, A-weighted, fS = 44.1 kHz
123
127
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
127
dB
Signal-to-noise ratio
EIAJ, A-weighted, fS = 192 kHz
127
dB
fS = 44.1 kHz
120
123
Channel separation
fS = 96 kHz
122
dB
Channel separation
fS = 192 kHz
120
dB
Level Linearity Error
VOUT = -120 dB
1
dB
DYNAMIC PERFORMANCE (PCM Mode, 4.5-V RMS Output) (1)(3)
fS = 44.1 kHz
0.0004%
THD+N at VOUT = 0 dB
fS = 96 kHz
0.0008%
THD+N at VOUT = 0 dB
fS = 192 kHz
0.0015%
EIAJ, A-weighted, fS = 44.1 kHz
129
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
129
dB
Dynamic range
EIAJ, A-weighted, fS = 192 kHz
129
dB
EIAJ, A-weighted, fS = 44.1 kHz
129
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
129
dB
Signal-to-noise ratio
EIAJ, A-weighted, fS = 192 kHz
129
dB
fS = 44.1 kHz
124
Channel separation
fS = 96 kHz
123
dB
Channel separation
fS = 192 kHz
121
dB
DYNAMIC PERFORMANCE (MONO MODE) (1)(3)
fS = 44.1 kHz
0.0004%
THD+N at VOUT = 0 dB
fS = 96 kHz
0.0008%
THD+N at VOUT = 0 dB
fS = 192 kHz
0.0015%
EIAJ, A-weighted, fS = 44.1 kHz
132
Dynamic range
EIAJ, A-weighted, fS = 96 kHz
132
dB
Dynamic range
EIAJ, A-weighted, fS = 192 kHz
132
dB
EIAJ, A-weighted, fS = 44.1 kHz
132
Signal-to-noise ratio
EIAJ, A-weighted, fS = 96 kHz
132
dB
Signal-to-noise ratio
EIAJ, A-weighted, fS = 192 kHz
132
dB
(1) Filter condition:
THD+N: 20-Hz HPF, 20-kHz apogee LPF
Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Channel separation: 20-Hz HPF, 20-kHz AES17 LPF
Analog performance specifications are measured using the System Two
t
Cascade audio measurement system by Audio Precision
in the
averaging mode.
(2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 36.
(3) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 37.
Audio Precision and System Two are trademarks of Audio Precision, Inc.
Other trademarks are the property of their respective owners.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
4
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25
C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PARAMETER
TEST CONDITIONS
PCM1792DB
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DSD MODE DYNAMIC PERFORMANCE (1) (2) (44.1 KHZ, 64 FS)
THD+N at FS
4.5 V rms
0.0005%
Dynamic range
60 dB, EIAJ, A-weighted
128
dB
Signal-to-noise ratio
EIAJ, A-weighted
128
dB
ANALOG OUTPUT
Gain error
6
2
6
% of FSR
Gain mismatch, channel-to-channel
3
0.5
3
% of FSR
Bipolar zero error
At BPZ
2
0.5
2
% of FSR
Output current
Full scale (0 dB)
7.8
mA p-p
Center current
At BPZ
6.2
mA
DIGITAL FILTER PERFORMANCE
De-emphasis error
0.004
dB
FILTER CHARACTERISTICS1: SHARP ROLL OFF
Pass band
0.00001 dB
0.454 fS
Pass band
3 dB
0.49 fS
Stop band
0.546 fS
Pass-band ripple
0.00001
dB
Stop-band attenuation
Stop band = 0.546 fS
130
dB
Delay time
55/fS
s
FILTER CHARACTERISTICS2: SLOW ROLL OFF
Pass band
0.04 dB
0.254 fS
Pass band
3 dB
0.46 fS
Stop band
0.732 fS
Pass-band ripple
0.001
dB
Stop-band attenuation
Stop band = 0.732 fS
100
dB
Delay time
18/fS
s
(1) Filter condition:
THD+N: 20-Hz HPF, 20-kHz apogee LPF
Dynamic range: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Signal-to-noise ratio: 20-Hz HPF, 20-kHz AES17 LPF, A-weighted
Channel separation: 20-Hz HPF, 20-kHz AES17 LPF
Analog performance specifications are measured using the System Two Cascade audio measurement system by Audio Precision in the averaging
mode.
(2) Dynamic performance and dc accuracy are specified at the output of the postamplifier as shown in Figure 38.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
5
ELECTRICAL CHARACTERISTICS (Continued)
all specifications at TA = 25
C, VCC1 = VCC2L = VCC2R = 5 V, fS = 44.1 kHz, system clock = 256 fS, and 24-bit data unless otherwise noted
PARAMETER
TEST CONDITIONS
PCM1792DB
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
POWER SUPPLY REQUIREMENTS
VDD
3
3.3
3.6
VDC
VCC1
Voltage range
VCC2L
Voltage range
4.75
5
5.25
VDC
VCC2R
(1)
fS = 44.1 kHz
12
15
IDD
Supply current (1)
fS = 96 kHz
23
mA
IDD
Supply current (1)
fS = 192 kHz
45
mA
(1)
fS = 44.1 kHz
33
40
ICC
Supply current (1)
fS = 96 kHz
35
mA
ICC
Supply current (1)
fS = 192 kHz
37
mA
(1)
fS = 44.1 kHz
205
250
Power dissipation (1)
fS = 96 kHz
250
mW
Power dissipation (1)
fS = 192 kHz
335
mW
TEMPERATURE RANGE
Operation temperature
25
85
C
JA
Thermal resistance
28-pin SSOP
100
C/W
(1) Input is BPZ data.
PIN ASSIGNMENTS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
ZEROL
ZEROR
MSEL
LRCK
DATA
BCK
SCK
DGND
V
DD
MS
MDI
MC
MDO
RST
V
CC
2L
AGND3L
I
OUT
L-
I
OUT
L+
AGND2
V
CC
1
V
COM
L
V
COM
R
I
REF
AGND1
I
OUT
R-
I
OUT
R+
AGND3R
V
CC
2R
PCM1792
(TOP VIEW)
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
6
Terminal Functions
TERMINAL
I/O
DESCRIPTIONS
NAME
PIN
I/O
DESCRIPTIONS
AGND1
19
-
Analog ground (internal bias)
AGND2
24
-
Analog ground (internal bias)
AGND3L
27
-
Analog ground (L-channel DACFF)
AGND3R
16
-
Analog ground (R-channel DACFF)
BCK
6
I
Bit clock input(1)
DATA
5
I
Serial audio data input for normal operation(1)
DGND
8
-
Digital ground
IOUTL+
25
O
L-channel analog current output+
IOUTL
26
O
L-channel analog current output
IOUTR+
17
O
R-channel analog current output+
IOUTR
18
O
R-channel analog current output
IREF
20
-
Output current reference bias pin
LRCK
4
I
Left and right clock (fS) input for normal operation(1)
MC
12
I
Mode control clock input(1)
MDI
11
I
Mode control data input(1)
MDO
13
I/O
Mode control readback data output(3)
MS
10
I/O
Mode control chip-select input(2)
MSEL
3
I
I2C/SPI select(1)
RST
14
I
Reset(1)
SCK
7
I
System clock input(1)
VCC1
23
-
Analog power supply, 5 V
VCC2L
28
-
Analog power supply (L-channel DACFF), 5 V
VCC2R
15
-
Analog power supply (R-channel DACFF), 5 V
VCOML
22
-
L-channel internal bias decoupling pin
VCOMR
21
-
R-channel internal bias decoupling pin
VDD
9
-
Digital power supply, 3.3 V
ZEROL
1
I/O
Zero flag for L-channel(2)
ZEROR
2
I/O
Zero flag for R-channel(2)
(1) Schmitt-trigger input, 5-V tolerant
(2) Schmitt-trigger input and output. 5-V tolerant input and CMOS output
(3) Schmitt-trigger input and output. 5-V tolerant input. In I2C mode, this pin becomes an open-drain 3-state output; otherwise, this pin is a CMOS
output.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
7
FUNCTIONAL BLOCK DIAGRAM
Power Supply
RST
SCK
Advanced
Segment
DAC
Modulator
IOUTL+
IOUTL-
IOUTR-
Current
Segment
DAC
IOUTR+
Bias
and
Vref
VCOML
VCOMR
AGND2
V
DD
V
CC
1
V
CC
2L
V
CC
2R
AGND1
I/V and Filter
8
Oversampling
Digital
Filter
and
Function
Control
Audio
Data Input
I/F
LRCK
BCK
DATA
MDO
MDI
MC
MS
AGND3L
AGND3R
DGND
Current
Segment
DAC
IREF
VOUTL
I/V and Filter
VOUTR
Function
Control
I/F
MSEL
Zero
Detect
ZEROL
ZEROR
System
Clock
Manager
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
8
TYPICAL PERFORMANCE CURVES
DIGITAL FILTER
Digital Filter Response
Figure 1. Frequency Response, Sharp Rolloff
Frequency [
fS]
-200
-150
-100
-50
0
0
1
2
3
4
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
Figure 2. Pass-Band Ripple, Sharp Rolloff
Frequency [
fS]
-2
-1
0
1
2
0.0
0.1
0.2
0.3
0.4
0.5
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
0.00002
0
-0.00001
-0.00002
0.00001
Figure 3. Frequency Response, Slow Rolloff
Frequency [
fS]
-200
-150
-100
-50
0
0
1
2
3
4
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
Figure 4. Transition Characteristics, Slow Rolloff
Frequency [
fS]
-20
-18
-16
-14
-12
-10
-8
-6
-4
-2
0
0.0
0.1
0.2
0.3
0.4
0.5
0.6
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
9
De-Emphasis Error
Figure 5
f - Frequency - kHz
-10
-8
-6
-4
-2
0
0
2
4
6
8
10
12
14
De-emphasis Level - dB
DE-EMPHASIS LEVEL
vs
FREQUENCY
fS = 32 kHz
Figure 6
f - Frequency - kHz
-20
-15
-10
-5
0
5
10
15
20
0
2
4
6
8
10
12
14
DE-EMPHASIS ERROR
vs
FREQUENCY
0.020
0
-0.015
-0.020
0.015
fS = 32 kHz
0.010
0.005
-0.010
-0.005
De-emphasis Error - dB
Figure 7
f - Frequency - kHz
-10
-8
-6
-4
-2
0
0
2
4
6
8
10
12
14
16
18
20
De-emphasis Level - dB
DE-EMPHASIS LEVEL
vs
FREQUENCY
fS = 44.1 kHz
Figure 8
f - Frequency - kHz
-20
-15
-10
-5
0
5
10
15
20
0
2
4
6
8
10
12
14
16
18
20
DE-EMPHASIS ERROR
vs
FREQUENCY
0.020
0
-0.015
-0.020
0.015
fS = 44.1 kHz
0.010
0.005
-0.010
-0.005
De-emphasis Error - dB
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
10
De-Emphasis Error (Continued)
Figure 9
f - Frequency - kHz
-10
-8
-6
-4
-2
0
0
2
4
6
8
10
12
14
16
18
20
22
De-emphasis Level - dB
DE-EMPHASIS LEVEL
vs
FREQUENCY
fS = 48 kHz
Figure 10
f - Frequency - kHz
-20
-15
-10
-5
0
5
10
15
20
0
2
4
6
8
10
12
14
16
18
20
22
DE-EMPHASIS ERROR
vs
FREQUENCY
0.020
0
-0.015
-0.020
0.015
fS = 48 kHz
0.010
0.005
-0.010
-0.005
De-emphasis Error - dB
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
11
ANALOG DYNAMIC PERFORMANCE
Supply Voltage Characteristics
Figure 11
4.50
4.75
5.00
5.25
5.50
VCC - Supply Voltage - V
TOTAL HARMONIC DISTORTION + NOISE
vs
SUPPLY VOLTAGE
0.01
0.001
0.0001
fS = 192 kHz
fS = 96 kHz
THD+N - T
otal Harmonic Distortion + Noise - %
fS = 48 kHz
Figure 12
VCC - Supply Voltage - V
122
124
126
128
130
132
4.50
4.75
5.00
5.25
5.50
Dynamic Range - dB
DYNAMIC RANGE
vs
SUPPLY VOLTAGE
fS = 96 kHz
fS = 48 kHz
fS = 192 kHz
Figure 13
VCC - Supply Voltage - V
122
124
126
128
130
132
4.50
4.75
5.00
5.25
5.50
SNR - Signal-to-Noise Ratio - dB
SIGNAL-to-NOISE RATIO
vs
SUPPLY VOLTAGE
fS = 96 kHz
fS = 192 kHz
fS = 48 kHz
Figure 14
VCC - Supply Voltage - V
120
122
124
126
128
130
4.50
4.75
5.00
5.25
5.50
Channel Separation - dB
CHANNEL SEPARATION
vs
SUPPLY VOLTAGE
fS = 96 kHz
fS = 192 kHz
fS = 48 kHz
NOTE: PCM mode, TA = 25
C, VDD = 3.3 V, measurement circuit is Figure 37 (VOUT = 4.5 V rms).
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
12
Temperature Characteristics
Figure 15
-50
-25
0
25
50
75
100
TOTAL HARMONIC DISTORTION + NOISE
vs
FREE-AIR TEMPERATURE
0.01
0.001
0.0001
fS = 192 kHz
fS = 96 kHz
THD+N - T
otal Harmonic Distortion + Noise - %
fS = 48 kHz
TA - Free-Air Temperature -
C
Figure 16
TA - Free-Air Temperature -
C
122
124
126
128
130
132
-50
-25
0
25
50
75
100
Dynamic Range - dB
DYNAMIC RANGE
vs
FREE-AIR TEMPERATURE
fS = 192 kHz
fS = 96 kHz
fS = 48 kHz
Figure 17
TA - Free-Air Temperature -
C
122
124
126
128
130
132
-50
-25
0
25
50
75
100
SNR - Signal-to-Noise Ratio - dB
SIGNAL-to-NOISE RATIO
vs
FREE-AIR TEMPERATURE
fS = 96 kHz
fS = 192 kHz
fS = 48 kHz
Figure 18
TA - Free-Air Temperature -
C
120
122
124
126
128
130
-50
-25
0
25
50
75
100
Channel Separation - dB
CHANNEL SEPARATION
vs
FREE-AIR TEMPERATURE
fS = 192 kHz
fS = 48 kHz
fS = 96 kHz
NOTE: PCM mode, VDD = 3.3 V, VCC = 5 V, measurement circuit is Figure 37 (VOUT = 4.5 V rms).
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
13
Figure 19. -60-dB Output Spectrum, BW = 20 kHz
f - Frequency - kHz
-180
-160
-140
-120
-100
-80
-60
-40
-20
0
0
2
4
6
8
10
12
14
16
18
20
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
Figure 20. -60-dB Output Spectrum, BW = 100 kHz
f - Frequency - kHz
-160
-140
-120
-100
-80
-60
-40
-20
0
0
10
20
30
40
50
60
70
80
90
100
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
NOTE: PCM mode, fS = 48 kHz, 32,768 point 8 average, TA = 25
C, VDD = 3.5 V VCC = 5 V, measurement circuit is Figure 37.
Figure 21. THD+N vs Input Level, PCM Mode
-100
-80
-60
-40
-20
0
Input Level - dBFS
TOTAL HARMONIC DISTORTION + NOISE
vs
INPUT LEVEL
10
0.1
0.01
0.001
0.0001
THD+N - T
otal Harmonic Distortion + Noise - %
1
NOTE: PCM mode, fS = 48 kHz, TA = 25
C, VDD = 3.3 V, VCC = 5 V, measurement circuit is Figure 37.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
14
Figure 22. -60-dB Output Spectrum, DSD Mode
f - Frequency - kHz
-160
-140
-120
-100
-80
-60
-40
-20
0
0
2
4
6
8
10
12
14
16
18
20
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
NOTE: DSD mode (FIR-4), 32,768 point 8 average, TA = 25
C, VDD = 3.3 V, VCC = 5 V, measurement circuit is Figure 38.
f - Frequency - kHz
-160
-157
-154
-151
-148
-145
-142
-139
-136
-133
-130
0
2
4
6
8
10
12
14
16
18
20
Amplitude - dB
AMPLITUDE
vs
FREQUENCY
Figure 23. -150-dB Output Spectrum, DSD Mono Mode
NOTE: DSD mode (FIR-4), 32,768 point 8 average, TA = 25
C, VDD = 3.3 V, VCC = 5 V, measurement circuit is Figure 38.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
15
SYSTEM CLOCK AND RESET FUNCTIONS
System Clock Input
The PCM1792 requires a system clock for operating the digital interpolation filters and advanced segment DAC
modulators. The system clock is applied at the SCK input (pin 7). The PCM1792 has a system clock detection circuit
that automatically senses if the system clock is operating between 128 f
S
and
768 f
S
. Table 1 shows examples of
system clock frequencies for common audio sampling rates. If the oversampling rate of the delta-sigma modulator
is selected as 128 f
S
, the system clock frequency is over 256 f
S
.
Figure 24 shows the timing requirements for the system clock input. For optimal performance, it is important to use
a clock source with low phase jitter and noise. One of the Texas Instruments' PLL1700 family of multiclock generators
is an excellent choice for providing the PCM1792 system clock.
Table 1. System Clock Rates for Common Audio Sampling Frequencies
SAMPLING FREQUENCY
SYSTEM CLOCK FREQUENCY (FSCK) (MHZ)
SAMPLING FREQUENCY
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
32 kHz
4.096(1)
6.144(1)
8.192
12.288
16.384
24.576
44.1 kHz
5.6488(1)
8.4672
11.2896
16.9344
22.5792
33.8688
48 kHz
6.144(1)
9.216
12.288
18.432
24.576
36.864
96 kHz
12.288
18.432
24.576
36.864
49.152(1)
73.728(1)
192 kHz
24.576
36.864
49.152(1)
73.728(1)
(2)
(2)
(1) This system clock rate is not supported in I2C fast mode.
(2) This system clock rate is not supported for the given sampling frequency.
t(SCKH)
t(SCY)
System Clock (SCK)
t(SCKL)
2.0 V
0.8 V
H
L
PARAMETERS
MIN
MAX
UNITS
t(SCY)
System clock pulse cycle time
13
ns
t(SCKH) System clock pulse duration, HIGH
0.4 t(SCY)
ns
t(SCKL) System clock pulse duration, LOW
0.4 t(SCY)
ns
Figure 24. System Clock Input Timing
Power-On and External Reset Functions
The PCM1792 includes a power-on reset function. Figure 25 shows the operation of this function. With V
DD
> 2 V,
the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time
V
DD
> 2 V. After the initialization period, the PCM1792 is set to its default reset state, as described in the MODE
CONTROL REGISTERS section of this data sheet.
The PCM1792 also includes an external reset capability using the RST input (pin 14). This allows an external
controller or master reset circuit to force the PCM1792 to initialize to its default reset state.
Figure 26 shows the external reset operation and timing. The RST pin is set to logic 0 for a minimum of 20 ns. The
RST pin is then set to a logic 1 state, thus starting the initialization sequence, which requires 1024 system clock
periods. The external reset is especially useful in applications where there is a delay between the PCM1792 power
up and system clock activation.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
16
Reset
Reset Removal
1024 System Clocks
VDD
2.4 V (Max)
2.0 V (Typ)
1.6 V (Min)
Internal Reset
System Clock
Figure 25. Power-On Reset Timing
Reset
Reset Removal
1024 System Clocks
Internal Reset
System Clock
RST (Pin 14)
t(RST)
50 % of VDD
PARAMETERS
MIN
MAX
UNITS
t(RST)
Reset pulse duration, LOW
20
ns
Figure 26. External Reset Timing
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
17
AUDIO DATA INTERFACE
Audio Serial Interface
The audio interface port is a 3-wire serial port. It includes LRCK (pin 4), BCK (pin 6), and DATA (pin 5). BCK is the
serial audio bit clock, and it is used to clock the serial data present on DATA into the serial shift register of the audio
interface. Serial data is clocked into the PCM1792 on the rising edge of BCK. LRCK is the serial audio left/right word
clock.
The PCM1792 requires the synchronization of LRCK and system clock, but does not need a specific phase relation
between LRCK and system clock.
If the relationship between LRCK and system clock changes more than
6 BCK, internal operation is initialized within
1/f
S
and analog outputs are forced to the bipolar zero level until resynchronization between LRCK and system clock
is completed.
PCM Audio Data Formats and Timing
The PCM1792 supports industry-standard audio data formats, including standard right-justified, I
2
S, and
left-justified. The data formats are shown in Figure 28. Data formats are selected using the format bits, FMT[2:0],
in control register 18. The default data format is 24-bit I
2
S. All formats require binary 2s complement, MSB-first audio
data. Figure 27 shows a detailed timing diagram for the serial audio interface.
DATA
t(BCH)
50% of VDD
BCK
LRCK
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
50% of VDD
50% of VDD
t(BL)
PARAMETERS
MIN
MAX
UNITS
t(BCY)
BCK pulse cycle time
70
ns
t(BCL)
BCK pulse duration, LOW
30
ns
t(BCH)
BCK pulse duration, HIGH
30
ns
t(BL)
BCK rising edge to LRCK edge
10
ns
t(LB)
LRCK edge to BCK rising edge
10
ns
t(DS)
DATA setup time
10
ns
t(DH)
DATA hold time
10
ns
--
LRCK clock duty
50%
2 bit clocks
Figure 27. Timing of Audio Interface
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
18
14 15 16
1
2
15 16
MSB
LSB
1
2
15 16
18 19 20
MSB
LSB
1
2
19 20
1
2
19 20
22 23 24
LSB
1
23
2
24
1
23
2
24
2
1
MSB
LSB
1
2
24
1
2
24
LSB
1
2
24
2
1
1
2
24
2
1
LSB
1
2
16
1
2
16
BCK
L-Channel
DATA
R-Channel
1/fS
DATA
DATA
LRCK
Audio Data Word = 16-Bit
Audio Data Word = 20-Bit
Audio Data Word = 24-Bit
BCK
L-Channel
DATA
R-Channel
1/fS
LRCK
Audio Data Word = 24-Bit
23
23
15
15
23
23
BCK
L-Channel
DATA
R-Channel
1/fS
LRCK
Audio Data Word = 24-Bit
DATA
Audio Data Word = 16-Bit
MSB
MSB
MSB
(2) Left Justified Data Format; L-Channel = HIGH, R-Channel = LOW
(1) Standard Data Format (Right Justified) ; L-Channel = HIGH, R-Channel = LOW
(3) I
2
S Data Format; L-Channel = LOW, R-Channel = HIGH
Figure 28. Audio Data Input Formats
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
19
External Digital Filter Interface and Timing
The PCM1792 supports an external digital filter interface comprising a 3- or 4-wire synchronous serial port, which
allows the use of an external digital filter. External filters include the Texas Instruments' DF1704 and DF1706, the
Pacific Microsonics PMD200, or a programmable digital signal processor.
In the external DF mode, LRCK (pin 4), BCK (pin 6) and DATA (pin 5) are defined as WDCK, the word clock; BCK,
the bit clock; and DATA, the monaural data. The external digital filter interface is selected by using the DFTH bit of
control register 20, which functions to bypass the internal digital filter of the PCM1792.
When the DFMS bit of control register 19 is set, the PCM1792 can process stereo data. In this case, ZEROL (pin 1)
and ZEROR (pin 2) are defined as L-channel data and R-channel data, respectively.
Detailed information for the external digital filter interface mode is provided in the APPLICATION FOR EXTERNAL
DIGITAL FILTER INTERFACE section of this data sheet.
Direct Stream Digital (DSD) Format Interface and Timing
The PCM1792 supports the DSD-format interface operation, which includes out-of-band noise filtering using an
internal analog FIR filter. For DSD operation, SCK (pin 7) is redefined as BCK, DATA (pin 5) as DATAL (left channel
audio data), and LRCK (pin 4) as DATAR (right channel audio data). BCK (pin 6) must be forced low in the DSD mode.
The DSD-format interface is activated by setting the DSD bit of control register 20.
Detailed information for the DSD mode is provided in the APPLICATION FOR DSD-FORMAT (DSD MODE)
INTERFACE section of this data sheet.
TDMCA Interface
The PCM1792 supports the time-division-multiplexed command and audio (TDMCA) data format to enable control
of and communication with a number of external devices over a single serial interface.
Detailed information for the TDMCA format is provided in the TDMCA Format section of this data sheet.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
20
FUNCTION DESCRIPTIONS
Zero Detect
The PCM1792 has a zero-detect function. When the PCM1792 detects the zero conditions as shown in Table 2, the
PCM1792 sets ZEROL (pin 1) and ZEROR (pin 2) to HIGH.
Table 2. Zero Conditions
MODE
DETECTING CONDITION AND TIME
PCM
DATA is continuously LOW for 1024 LRCKs.
External DF Mode
DATA is continuously LOW for 8
1024 WDCKs.
DSD
DZ0
There are and equal number of 1s and 0s in every 8 bits of DSD
input data for 200 ms.
DSD
DZ1
The input data is 1001 0110 continuously for 200 ms.
Serial Control Interface
The PCM1792 supports SPI and I
2
C that sets mode control registers as shown in Table 4. This serial control interface
is selected by MSEL (pin 3); SPI is activated when MSEL is set to LOW, and I
2
C is activated when MSEL is set to
HIGH.
SPI Interface
The SPI interface is a 4-wire synchronous serial port which operates asynchronously to the serial audio interface and
the system clock (SCK). The serial control interface is used to program and read the on-chip mode registers. The
control interface includes MDO (pin 13), MDI (pin 11), MC (pin 12), and MS (pin 10). MDO is the serial data output,
used to read back the values of the mode registers; MDI is the serial data input, used to program the mode registers;
MC is the serial bit clock, used to shift data in and out of the control port, and MS is the mode control enable, used
to enable the internal mode register access.
Register Read/Write Operation
All read/write operations for the serial control port use 16-bit data words. Figure 29 shows the control data word
format. The most significant bit is the read/write (R/W) bit. For write operations, the R/W bit must be set to 0. For
read operations, the R/W bit must be set to 1. There are seven bits, labeled IDX[6:0], that hold the register index (or
address) for the read and write operations. The least significant eight bits, D[7:0], contain the data to be written to,
or the data that was read from, the register specified by IDX[6:0].
Figure 30 shows the functional timing diagram for writing or reading the serial control port. MS is held at a logic 1
state until a register needs to be written or read. To start the register write or read cycle, MS is set to logic 0. Sixteen
clocks are then provided on MC, corresponding to the 16 bits of the control data word on MDI and readback data
on MDO. After the eighth clock cycle has completed, the data from the indexed-mode control register appears on
MDO during the read operation. After the sixteenth clock cycle has completed, the data is latched into the
indexed-mode control register during the write operation. To write or read subsequent data, MS must be set to 1 once.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
21
MSB
LSB
Register Index (or Address)
Register Data
R/W
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
D7
D6
D4
D5
D3
D2
D1
D0
Figure 29. Control Data Word Format for MDI
High Impedance
When Read Mode is Instructed
A0
D7
D6
D4
D5
D3
D2
D1
D0
D7
D6
D4
D5
D3
D2
D1
D0
R/W
A1
A2
A3
A4
A5
A6
MS
MC
MDI
MDO
NOTE: Bit 15 is used for selection of write or read. Setting R/W = 0 indicates a write, while R/W = 1 indicates a read. Bits 14-8 are used for the register
address. Bits 70 are used for register data.
Figure 30. Serial Control Format
t(MCH)
50% of VDD
MS
t(MSS)
LSB
50% of VDD
50% of VDD
t(MCL)
t(MHH)
t(MSH)
t(MCY)
t(MDH)
t(MDS)
MC
MDI
t(MOS)
50% of VDD
MDO
PARAMETER
MIN
MAX
UNITS
t(MCY) MC pulse cycle time
100
ns
t(MCL)
MC low-level time
40
ns
t(MCH) MC high-level time
40
ns
t(MHH) MS high-level time
80
ns
t(MSS)
MS falling edge to MC rising edge
15
ns
t(MSH) MS hold time(1)
15
ns
t(MDH) MDI hold time
15
ns
t(MDS) MDI setup time
15
ns
t(MOS) MC falling edge to MDO stable
30
ns
(1) MC rising edge for LSB to MS rising edge
Figure 31. Control Interface Timing
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
22
I
2
C Interface
The PCM1792 supports the I
2
C serial bus and the data transmission protocol for standard and fast mode as a slave
device. This protocol is explained in I
2
C specification 2.0.
In I
2
C mode, the control terminals are changed as follows.
TERMINAL NAME
TDMCA NAME
PROPERTY
DESCRIPTION
MS
ADR0
Input
I2C address 0
MDI
ADR1
Input
I2C address 1
MC
SCL
Input
I2C clock
MDO
SDA
Input/output
I2C data
Slave Address
MSB
LSB
1
0
0
1
1
ADR1
ADR0
R/W
The PCM1792 has 7 bits for its own slave address. The first five bits (MSBs) of the slave address are factory preset
to 10011. The next two bits of the address byte are the device select bits which can be user-defined by the ADR1
and ADR0 terminals. A maximum of four PCM1792s can be connected on the same bus at one time. Each PCM1792
responds when it receives its own slave address.
Packet Protocol
A master device must control packet protocol, which consists of start condition, slave address, read/write bit, data
if write or acknowledge if read, and stop condition. The PCM1792 supports only slave receivers and slave
transmitters.
9
SDA
SCL
St
Start
1-7
8
1-8
9
1-8
9
9
Sp
Stop
Slave Address
ACK
DATA
ACK
DATA
ACK
ACK
Condition
Condition
R/W
Read Operation
Transmitter
M
M
M
S
S
M
S
M
M
M
Data Type
St
Slave Address
R
ACK
DATA
ACK
DATA
ACK
NACK
Sp
Write Operation
Transmitter
M
M
M
S
M
S
M
S
S
M
Data Type
St
Slave Address
W
ACK
DATA
ACK
DATA
ACK
ACK
Sp
R/W:
Read Operation if 1; Otherwise, Write Operation
DATA: 8 Bits (Byte)
ACK: Acknowledgement of a Byte if 0
NACK:Not Acknowledgement if 1
M: Master Device
S: Slave Device
St: Start Condition
Sp: Stop Condition
W: Write
R: Read
Figure 32. Basic I
2
C Framework
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
23
Write Register
A master can write to any PCM1792 registers using single or multiple accesses. The master sends a PCM1792 slave
address with a write bit, a register address, and the data. If multiple access is required, the address is that of the
starting register, followed by the data to be transferred. When the data are received properly, the index register is
incremented by 1 automatically. When the index register reaches 0x7F, the next value is 0x0. When undefined
registers are accessed, the PCM1792 does not send an acknowledgement. The Figure 33 is a diagram of the write
operation.
Transmitter
M
M
M
S
M
M
Data Type
St
Slave Address
W
ACK
Reg Address
Write Data 1
S
ACK
S
ACK
M
Sp
M
Write Data 2
S
ACK
S
ACK
M: Master Device
S: Slave Device
St: Start Condition
ACK: Acknowledge
Sp: Stop Condition
W: Write
Figure 33. Write Operation
Read Register
A master can read the PCM1792 register. The value of the register address is stored in an indirect index register in
advance. The master sends a PCM1792 slave address with a read bit after storing the register address. Then the
PCM1792 transfers the data which the index register points to. When the data are transferred during a multiple
access, the index register is incremented by 1 automatically. (When first going into read mode immediately following
a write, the index register is not incremented. The master can read the register that was previously written.) When
the index register reaches 0x7F, the next value is 0x0. The PCM1792 outputs some data when the index register
is 0x10 to 0x1F, even if it is not defined in Table 4. Figure 34 is a diagram of the read operation.
Data
Transmitter
M
M
M
S
M
M
Data Type
St
Slave Address
W
ACK
Reg Address
Slave Address
S
ACK
S
ACK
M
Sp
Slave
M
ACK
S
NACK
M
Sr
M
R
M: Master Device
S: Slave Device
St: Start Condition
Sr: Repeated Start Condition
ACK: Acknowledge
Sp: Stop Condition
NACK: Not Acknowledge
W: Write
R: Read
Figure 34. Read Operation
Noise Suppression
The PCM1792 incorporates noise suppression using the system clock (SCK). However, there must be no more than
two noise spikes in 600 ns. The noise suppression works for SCK frequencies between 8 MHz and 40 MHz in fast
mode. However, it works incorrectly in the following conditions.
Case 1:
1.
t
(SCK)
> 120 ns (t
(SCK)
: period of SCK)
2.
t
(HI)
+ t
(D-HD)
< t
(SCK)
5
3.
Spike noise exists on the first half of the SCL HIGH pulse.
4.
Spike noise exists on the SDA HIGH pulse just before SDA goes LOW.
SCL
SDA
Noise
When these conditions occur at the same time, the data is recognized as LOW.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
24
Case 2:
1.
t(
SCK)
> 120 ns
2.
t
(S-HD)
or t
(RS-HD)
< t
(SCK)
5
3.
Spike noise exists on both SCL and SDA during the hold time.
SCL
SDA
Noise
When these conditions occur at the same time, the PCM1792 fails to detect a start condition.
Case 3:
1.
t
(SCK)
< 50 ns
2.
t
(SP)
> t
(SCK)
3.
Spike noise exists on SCL just after SCL goes LOW.
4.
Spike noise exists on SDA just before SCL goes LOW.
SCL
SDA
Noise
When these conditions occur at the same time, the PCM1792 erroneously detects a start or stop condition.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
25
TIMING DIAGRAM
SDA
SCL
t(BUF)
t(D-SU)
t(D-HD)
Start
t(LOW)
t(S-HD)
t(SCL-F)
t(SCL-R)
t(HI)
Repeated Start
t(RS-SU)
t(RS-HD)
t(SDA-F)
t(SDA-R)
t(P-SU)
Stop
t(SP)
TIMING CHARACTERISTICS
PARAMETER
CONDITIONS
MIN
MAX
UNIT
f(SCL)
SCL clock frequency
Standard
100
kHz
f(SCL)
SCL clock frequency
Fast
400
kHz
t(BUF)
Bus free time between stop and start conditions
Standard
4.7
s
t(BUF)
Bus free time between stop and start conditions
Fast
1.3
s
t(LOW)
Low period of the SCL clock
Standard
4.7
s
t(LOW)
Low period of the SCL clock
Fast
1.3
s
t(HI)
High period of the SCL clock
Standard
4
s
t(HI)
High period of the SCL clock
Fast
600
ns
t(RS-SU)
Setup time for (repeated) start condition
Standard
4.7
s
t(RS-SU)
Setup time for (repeated) start condition
Fast
600
ns
t(S-HD)
Hold time for (repeated) start condition
Standard
4
s
t(RS-HD)
Hold time for (repeated) start condition
Fast
600
ns
t(D-SU)
Data setup time
Standard
250
ns
t(D-SU)
Data setup time
Fast
100
ns
t(D-HD)
Data hold time
Standard
0
900
ns
t(D-HD)
Data hold time
Fast
0
900
ns
t(SCL-R)
Rise time of SCL signal
Standard
20 + 0.1 CB
1000
ns
t(SCL-R)
Rise time of SCL signal
Fast
20 + 0.1 CB
300
ns
t(SCL-R1)
Rise time of SCL signal after a repeated start condition and after an
Standard
20 + 0.1 CB
1000
ns
t(SCL-R1)
Rise time of SCL signal after a repeated start condition and after an
acknowledge bit
Fast
20 + 0.1 CB
300
ns
t(SCL-F)
Fall time of SCL signal
Standard
20 + 0.1 CB
1000
ns
t(SCL-F)
Fall time of SCL signal
Fast
20 + 0.1 CB
300
ns
t(SDA-R)
Rise time of SDA signal
Standard
20 + 0.1 CB
1000
ns
t(SDA-R)
Rise time of SDA signal
Fast
20 + 0.1 CB
300
ns
t(SDA-F)
Fall time of SDA signal
Standard
20 + 0.1 CB
1000
ns
t(SDA-F)
Fall time of SDA signal
Fast
20 + 0.1 CB
300
ns
t(P-SU)
Setup time for stop condition
Standard
4
s
t(P-SU)
Setup time for stop condition
Fast
600
ns
C(B)
Capacitive load for SDA and SCL line
400
pF
t(SP)
Pulse duration of suppressed spike
Fast
50
ns
VNH
Noise margin at high level for each connected device (including hysteresis)
Standard
VNH
Noise margin at high level for each connected device (including hysteresis)
Fast
0.2 VDD
V
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
26
MODE CONTROL REGISTERS
User-Programmable Mode Controls
The PCM1792 includes a number of user-programmable functions which are accessed via mode control registers.
The registers are programmed using the serial control interface, which was previously discussed in this data sheet.
Table 3 lists the available mode-control functions, along with their default reset conditions and associated register
index.
Table 3. User-Programmable Function Controls
FUNCTION
DEFAULT
REGISTER
BIT
PCM
DSD
DF
BYPASS
Digital attenuation control
0 dB to 120 dB and mute, 0.5 dB step
0 dB
Register 16
Register 17
ATL[7:0] (for L-ch)
ATR[7:0] (for R-ch)
yes
Attenuation load control
Disabled, enabled
Attenuation disabled
Register 18
ATLD
yes
Input audio data format selection
16-, 20-, 24-bit standard (right-justified) format
24-bit MSB-first left-justified format
16-/24-bit I2S format
24-bit I2S format
Register 18
FMT[2:0]
yes
yes
Sampling rate selection for de-emphasis
Disabled,44.1 kHz, 48 kHz, 32 kHz
De-emphasis disabled
Register 18
DMF[1:0]
yes
yes(1)
De-emphasis control
Disabled, enabled
De-emphasis disabled
Register 18
DME
yes
Soft mute control
Mute disabled, enabled
Mute disabled
Register 18
MUTE
yes
Output phase reversal
Normal, reverse
Normal
Register 19
REV
yes
yes
yes
Attenuation speed selection
1fS,
(1/2)fS,
(1/4)fS,
(1/8)fS
1 fS
Register 19
ATS[1:0]
yes
DAC operation control
Enabled, disabled
DAC operation enabled
Register 19
OPE
yes
yes
yes
Stereo DF bypass mode select
Monaural, stereo
Monaural
Register 19
DFMS
yes
Digital filter rolloff selection
Sharp rolloff, slow rolloff
Sharp rolloff
Register 19
FLT
yes
Infinite zero mute control
Disabled, enabled
Disabled
Register 19
INZD
yes
yes
System reset control
Reset operation , normal operation
Normal operation
Register 20
SRST
yes
yes
yes
DSD interface mode control
DSD enabled, disabled
Disabled
Register 20
DSD
yes
Digital-filter bypass control
DF enabled, DF bypass
DF enabled
Register 20
DFTH
yes
Monaural mode selection
Stereo, monaural
Stereo
Register 20
MONO
yes
yes
yes
Channel selection for monaural mode data
L-channel, R-channel
L-channel
Register 20
CHSL
yes
yes
yes
Delta-sigma oversampling rate selection
64 fS,
128 fS,
32 fS
64 fS
Register 20
OS[1:0]
yes
yes(2)
yes
PCM zero output enable
Enabled
Register 21
PCMZ
yes
yes
DSD zero output enable
Disabled
Register 21
DZ[1:0]
yes
Function available only for read
Zero detection flag
Not zero, zero detected
Not zero = 0
Zero detected = 1
Register 22
ZFGL (for L-ch)
ZFGR (for R-ch)
yes
yes
yes
Device ID (at TDMCA)
-
Register 23
ID[4:0]
yes
yes
(1) When in DSD mode, DMF[0:1] is defined as DSD filter (analog FIR) performance selection.
(2) When in DSD mode, OS[0:1] is defined as DSD filter (analog FIR) operation rate selection.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
27
Register Map
The mode control register map is shown in Table 4. Registers 1621 include an R/W bit, which determines whether
a register read (R/W = 1) or write (R/W = 0) operation is performed. Registers 22 and 23 are read-only.
Table 4. Mode Control Register Map
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
ATL7
ATL6
ATL5
ATL4
ATL3
ATL2
ATL1
ATL0
Register 17
R/W
0
0
1
0
0
0
1
ATR7
ATR6
ATR5
ATR4
ATR3
ATR2
ATR1
ATR0
Register 18
R/W
0
0
1
0
0
1
0
ATLD
FMT2
FMT1
FMT0
DMF1
DMF0
DME
MUTE
Register 19
R/W
0
0
1
0
0
1
1
REV
ATS1
ATS0
OPE
RSV
DFMS
FLT
INZD
Register 20
R/W
0
0
1
0
1
0
0
RSV
SRST
DSD
DFTH
MONO
CHSL
OS1
OS0
Register 21
R/W
0
0
1
0
1
0
1
RSV
RSV
RSV
RSV
RSV
DZ1
DZ0
PCMZ
Register 22
R
0
0
1
0
1
1
0
RSV
RSV
RSV
RSV
RSV
RSV
ZFGR
ZFGL
Register 23
R
0
0
1
0
1
1
1
RSV
RSV
RSV
ID4
ID3
ID2
ID1
ID0
Register Definitions
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
ATL7
ATL6
ATL5
ATL4
ATL3
ATL2
ATL1
ATL0
Register 17
R/W
0
0
1
0
0
0
1
ATR7
ATR6
ATR5
ATR4
ATR3
ATR2
ATR1
ATR0
R/W: Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
ATx[7:0]: Digital Attenuation Level Setting
These bits are available for read and write.
Default value: 1111 1111b
Each DAC output has a digital attenuator associated with it. The attenuator can be set from 0 dB to 120 dB, in 0.5-dB
steps. Alternatively, the attenuator can be set to infinite attenuation (or mute).
The attenuation data for each channel can be set individually. However, the data load control (the ATLD bit of control
register 18) is common to both attenuators. ATLD must be set to 1 in order to change an attenuator setting. The
attenuation level can be set using the following formula:
Attenuation level (dB) = 0.5 dB
(ATx[7:0]
DEC
255)
where: ATx[7:0]
DEC
= 0 through 255
For ATx[7:0]
DEC
= 0 through 14, the attenuator is set to infinite attenuation. The following table shows attenuation
levels for various settings:
ATx[7:0]
Decimal Value
Attenuation Level Setting
1111 1111b
255
0 dB, no attenuation (default)
1111 1110b
254
0.5 dB
1111 1101b
253
1.0 dB
L
L
L
0001 0000b
16
119.5 dB
0000 1111b
15
120.0 dB
0000 1110b
14
Mute
L
L
L
0000 0000b
0
Mute
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
28
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 18
R/W
0
0
1
0
0
1
0
ATLD
FMT2
FMT1
FMT0
DMF1
DMF0
DME
MUTE
R/W: Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
ATLD: Attenuation Load Control
This bit is available for read and write.
Default value: 0
ATLD = 0
Attenuation control disabled (default)
ATLD = 1
Attenuation control enabled
The ATLD bit is used to enable loading of the attenuation data contained in registers 16 and 17. When ATLD = 0,
the attenuation settings remain at the previously programmed levels, ignoring new data loaded from registers 16 and
17. When ATLD = 1, attenuation data written to registers 16 and 17 is loaded normally.
FMT[2:0]: Audio Interface Data Format
These bits are available for read and write.
Default value: 101
For the external digital filter interface mode (DFTH mode), this register is operated as shown in the Application for
Interfacing With an External Digital Filter section of this data sheet.
FMT[2:0]
Audio Data Format Selection
000
16-bit standard format, right-justified data
001
20-bit standard format, right-justified data
010
24-bit standard format, right-justified data
011
24-bit MSB-first, left-justified format data
100
16-bit I
2
S format data
101
24-bit I
2
S format data (default)
110
Reserved
111
Reserved
The FMT[2:0] bits are used to select the data format for the serial audio interface.
DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function
These bits are available for read and write.
Default value: 00
DMF[1:0]
De-Emphasis Sampling Frequency Selection
00
Disabled (default)
01
48 kHz
10
44.1 kHz
11
32 kHz
The DMF[1:0] bits are used to select the sampling frequency used by the digital de-emphasis function when it is
enabled by setting the DME bit. The de-emphasis curves are shown in the TYPICAL PERFORMANCE CURVES
section of this data sheet.
For the DSD mode, analog FIR filter performance can be selected using this register. Filter response plots are shown
in the TYPICAL PERFORMANCE CURVES section of this data sheet. A register map is shown in the Configuration
for the DSD Interface Mode section of this data sheet.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
29
DME: Digital De-Emphasis Control
This bit is available for read and write.
Default value: 0
DME = 0
De-emphasis disabled (default)
DME = 1
De-emphasis enabled
The DME bit is used to enable or disable the de-emphasis function for both channels.
MUTE: Soft Mute Control
This bit is available for read and write.
Default value: 0
MUTE = 0
MUTE disabled (default)
MUTE = 1
MUTE enabled
The MUTE bit is used to enable or disable the soft mute function for both channels.
Soft mute is operated as a 256-step attenuator. The speed for each step to
dB (mute) is determined by the
attenuation rate selected in the ATS register.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 19
R/W
0
0
1
0
0
1
1
REV
ATS1
ATS0
OPE
RSV
DFMS
FLT
INZD
R/W: Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
REV: Output Phase Reversal
This bit is available for read and write.
Default value: 0
REV = 0
Normal output (default)
REV = 1
Inverted output
The REV bit is used to invert the output phase for both channels.
ATS[1:0]: Attenuation Rate Select
These bits are available for read and write.
Default value: 00
ATS[1:0]
Attenuation Rate Selection
00
LRCK/2 (default)
01
LRCK/4
10
LRCK/8
11
LRCK/16
The ATS[1:0] bits are used to select the rate at which the attenuator is decremented/incremented during level
transitions.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
30
OPE: DAC Operation Control
This bit is available for read and write.
Default value: 0
OPE = 0
DAC operation enabled (default)
OPE = 1
DAC operation disabled
The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs forces
them to the bipolar zero level (BPZ) even if digital audio data is present on the input.
DFMS: Stereo DF Bypass Mode Select
This bit is available for read and write.
Default value: 0
DFMS = 0
Monaural (default)
DFMS = 1
Stereo input enabled
The DFMS bit is used to enable stereo operation in DF bypass mode. In the DF bypass mode, when DFMS is set
to 0, the pin for the input data is DATA (pin 5) only, therefore the PCM1792 operates as a monaural DAC. When DFMS
is set to 1, the PCM1792 can operate as a stereo DAC with inputs of L-channel and R-channel data on ZEROL
(pin 1) and ZEROR (pin 2), respectively.
FLT: Digital Filter Rolloff Control
This bit is available for read and write.
Default value: 0
FLT = 0
Sharp rolloff (default)
FLT = 1
Slow rolloff
The FLT bit is used to select the digital filter rolloff characteristic. The filter responses for these selections are shown
in the TYPICAL PERFORMANCE CURVES section of this data sheet.
INZD: Infinite Zero Detect Mute Control
This bit is available for read and write.
Default value: 0
INZD = 0
Infinite zero detect mute disabled (default)
INZD = 1
Infinite zero detect mute enabled
The INZD bit is used to enable or disable the zero detect mute function. Setting INZD to 1 forces muted analog outputs
to hold a bipolar zero level when the PCM1792 detects a zero condition in both channels. The infinite zero detect
mute function is disabled in the DSD mode.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 20
R/W
0
0
1
0
1
0
0
RSV
SRST
DSD
DFTH
MONO
CHSL
OS1
OS0
R/W: Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
31
SRST: System Reset Control
This bit is available for write only.
Default value: 0
SRST = 0
Normal operation (default)
SRST = 1
System reset operation (generate one reset pulse)
The SRST bit is used to reset the PCM1792 to the initial system condition.
DSD: DSD Interface Mode Control
This bit is available for read and write.
Default value: 0
DSD = 0
DSD interface mode disabled (default)
DSD = 1
DSD interface mode enabled
The DSD bit is used to enable or disable the DSD interface mode.
DFTH: Digital Filter Bypass (or Through Mode) Control
This bit is available for read and write.
Default value: 0
DFTH = 0
Digital filter enabled (default)
DFTH = 1
Digital filter bypassed for external digital filter
The DFTH bit is used to enable or disable the external digital filter interface mode.
MONO: Monaural Mode Selection
This bit is available for read and write.
Default value: 0
MONO = 0
Stereo mode (default)
MONO = 1
Monaural mode
The MONO function is used to change operation mode from the normal stereo mode to the monaural mode. When
the monaural mode is selected, both DACs operate in a balanced mode for one channel of audio input data. Channel
selection is available for L-channel or R-channel data, determined by the CHSL bit as described immediately
following.
CHSL: Channel Selection for Monaural Mode
This bit is available for read and write.
Default value: 0
This bit is available when MONO = 1.
CHSL = 0
L-channel selected (default)
CHSL = 1
R-channel selected
The CHSL bit selects L-channel or R-channel data to be used in monaural mode.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
32
OS[1:0]: Delta-Sigma Oversampling Rate Selection
These bits are available for read and write.
Default value: 00
OS[1:0]
Operation Speed Select
00
64 times f
S
(default)
01
32 times f
S
10
128 times f
S
11
Reserved
The OS bits are used to change the oversampling rate of delta-sigma modulation. Use of this function enables the
designer to stabilize the conditions at the post low-pass filter for different sampling rates. As an application example,
programming to set 128 times in 44.1-kHz operation, 64 times in 96-kHz operation, and 32 times in 192-kHz operation
allows the use of only a single type (cutoff frequency) of post low-pass filter. The 128 f
S
oversampling rate is not
available at sampling rates above 100 kHz. If the 128-f
S
oversampling rate is selected, a system clock of more than
256 f
S
is required.
In DSD mode, these bits are used to select the speed of the bit clock for DSD data coming into the analog FIR filter.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 21
R/W
0
0
1
0
1
0
1
RSV
RSV
RSV
RSV
RSV
DZ1
DZ0
PCMZ
R/W: Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default value: 0
DZ[1:0]: DSD Zero Output Enable
These bits are available for read and write.
Default value: 00
DZ[1:0]
Zero Output Enable
00
Disabled (default)
01
Even pattern detect
1x
96
H
pattern detect
The DZ bits are used to enable or disable the output zero flags, and to select the zero pattern in the DSD mode.
PCMZ: PCM Zero Output Enable
These bits are available for read and write.
Default value: 1
PCMZ = 0
PCM zero output disabled
PCMZ = 1
PCM zero output enabled (default)
The PCMZ bit is used to enable or disable the output zero flags in the PCM mode and the external DF mode.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 22
R
0
0
1
0
1
1
0
RSV
RSV
RSV
RSV
RSV
RSV
ZFGR
ZFGL
R: Read Mode Select
Value is always 1, specifying the readback mode.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
33
ZFGx: Zero-Detection Flag
Where x = L or R, corresponding to the DAC output channel. These bits are available only for readback.
Default value: 00
ZFGx = 0
Not zero
ZFGx = 1
Zero detected
These bits show zero conditions. Their status is the same as that of the zero flags at ZEROL (pin 1) and ZEROR
(pin 2). See Zero Detect in the FUNCTION DESCRIPTIONS section.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 23
R
0
0
1
0
1
1
1
RSV
RSV
RSV
ID4
ID3
ID2
ID1
ID0
R: Read Mode Select
Value is always 1, specifying the readback mode.
ID[4:0]: Device ID
The ID[4:0] bits hold a device ID in the TDMCA mode.
TYPICAL CONNECTION DIAGRAM IN PCM MODE
DATA
24
23
22
21
20
19
18
17
16
15
5
6
7
8
9
10
11
12
13
14
PCM1792
BCK
SCK
DGND
VDD
MS
MDI
MC
MDO
RST
AGND2
IOUTR-
VCC1
VCOML
VCOMR
IREF
IOUTR+
AGND3R
AGND1
-
+
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
28
27
26
25
VCC2L
AGND3L
IOUTL-
IOUTL+
VOUT
L-Channel
5 V
VCC2R
0.1
F
Controller
10
F
3.3 V
PCM
Audio
Data
Source
0.1
F
10
F
Cf
Rf
Differential
to
Single
Converter
With
Low-Pass
Filter
+
+
47
F
47
F
5 V
10
F
10 k
-
+
Cf
Rf
-
+
VOUT
R-Channel
Cf
Rf
Differential
to
Single
Converter
With
Low-Pass
Filter
-
+
Cf
Rf
0.1
F
10
F
5 V
+
+
+
+
Figure 35. Typical Application Circuit for Standard PCM Audio Operation
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
34
APPLICATION INFORMATION
APPLICATION CIRCUIT
The design of the application circuit is very important in order to actually realize the high S/N ratio of which the
PCM1792 is capable. This is because noise and distortion that are generated in an application circuit are not
negligible.
In the circuit of Figure 36, the output level is 2 V rms and 127 dB S/N is achieved.
The circuit of Figure 37 can realize the highest performance. In this case the output level is set to 4.5 V rms and 129 dB
S/N is achieved (stereo mode). In monaural mode, if the output of the L-channel and R-channel is used as a balanced
output, 132 dB S/N is achieved (see Figure 39).
Figure 38 shows a circuit for the DSD mode, which is a 4
th
-order LPF in order to reduce the out-of-band noise.
I/V Section
The current of the PCM1792 on each of the output pins (I
OUT
L+, I
OUT
L, I
OUT
R+, I
OUT
R) is 7.8 mA p-p at 0 dB (full
scale). The voltage output level of the I/V converter (Vi) is given by following equation:
Vi = 7.8 mA p-p
R
f
(R
f
: feedback resistance of I/V converter)
An NE5534 op amp is recommended for the I/V circuit to obtain the specified performance. Dynamic performance
such as the gain bandwidth, settling time, and slew rate of the op amp affects the audio dynamic performance of the
I/V section.
Differential Section
The PCM1792 voltage outputs are followed by differential amplifier stages, which sum the differential signals for each
channel, creating a single-ended I/V op-amp output. In addition, the differential amplifiers provide a low-pass filter
function.
The op amp recommended for the IV circuit is the NE5534, and the op amp recommended for the differential circuit
is the Linear Technology LT1028, because its input noise is low.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
35
-
+
R1
750
2
3
7
5
8
6
4
C11
0.1
F
C17
22 pF
VCC
C1
2200 pF
C12
0.1
F
VEE
U1
NE5534
IOUT-
-
+
R2
750
2
3
7
5
8
6
4
C13
0.1
F
C18
22 pF
VCC
C2
2200 pF
C14
0.1
F
VEE
U2
NE5534
IOUT+
-
+
2
3
7
5
6
4
C15
0.1
F
C19
33 pF
VCC
C16
0.1
F
VEE
U3
LT1028
R7
100
C3
2700 pF
R5
270
C4
2700 pF
R6
270
R3
560
R4
560
VCC = 15 V
VEE = -15 V
fc = 217 kHz
Figure 36. Measurement Circuit for PCM, V
OUT
= 2 V rms
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
36
-
+
R1
820
2
3
7
5
8
6
4
C11
0.1
F
C17
22 pF
VCC
C1
2200 pF
C12
0.1
F
VEE
U1
NE5534
IOUT-
-
+
R2
820
2
3
7
5
8
6
4
C13
0.1
F
C18
22 pF
VCC
C2
2200 pF
C14
0.1
F
VEE
U2
NE5534
IOUT+
-
+
2
3
7
5
6
4
C15
0.1
F
C19
33 pF
VCC
C16
0.1
F
VEE
U3
LT1028
R7
100
C3
2700 pF
R5
360
C4
2700 pF
R6
360
R3
360
R4
360
VCC = 15 V
VEE = -15 V
fc = 162 kHz
Figure 37. Measurement Circuit for PCM, V
OUT
= 4.5 V rms
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
37
-
+
R1
820
2
3
7
5
8
6
4
C11
0.1
F
C17
22 pF
VCC
C1
2200 pF
C12
0.1
F
VEE
U1
NE5534
IOUT-
-
+
R2
820
2
3
7
5
8
6
4
C13
0.1
F
C18
22 pF
VCC
C2
2200 pF
C14
0.1
F
VEE
U2
NE5534
IOUT+
-
+
2
3
7
5
6
4
C15
0.1
F
C19
33 pF
VCC
C14
0.1
F
VEE
U3
LT1028
R7
100
C5
10000 pF
R10
68
R5
330
C6
10000 pF
R11
68
R6
330
C4
47000 pF
C3
18000 pF
R8
220
R9
220
R3
110
R4
110
VCC = 15 V
VEE = -15 V
fc = 38 kHz
Figure 38. Measurement Circuit for DSD
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
38
IOUT-
Figure 37
Circuit
IOUT+
IOUTL- (Pin 26)
IOUTL+ (Pin 25)
OUT+
1
2
3
Balanced Out
IOUT-
Figure 37
Circuit
IOUT+
IOUTR- (Pin 18)
IOUTR+ (Pin 17)
OUT-
Figure 39. Measurement Circuit for Monaural Mode
APPLICATION FOR EXTERNAL DIGITAL FILTER INTERFACE
DATA
BCK
SCK
WDCK (Word Clock)
External Filter Device
DATA
5
6
7
BCK
SCK
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
PCM1792
DFMS = 0
BCK
SCK
WDCK (Word Clock)
External Filter Device
DATA
5
6
7
BCK
SCK
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
PCM1792
DFMS = 1
DATA_L
DATA_R
Figure 40. Connection Diagram for External DIgital Filter (Internal DF Bypass Mode) Application
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
39
Application for Interfacing With an External Digital Filter
For some applications, it may be desirable to use an external digital filter to perform the interpolation function, as it
can provide improved stop-band attenuation when compared to the internal digital filter of the PCM1792.
The PCM1792 supports several external digital filters, including:
D
Texas Instruments DF1704 and DF1706
D
Pacific Microsonics PMD200 HDCD filter/decoder IC
D
Programmable digital signal processors
The external digital filter application mode is accessed by programming the following bits in the corresponding control
register:
D
DFTH = 1 (register 20)
The pins used to provide the serial interface for the external digital filter are shown in the connection diagram of
Figure 40. The word (WDCK) signal must be operated at 8
or 4
the desired sampling frequency, f
S
.
System Clock (SCK) and Interface Timing
The PCM1792 in an application using an external digital filter requires the synchronization of WDCK and the system
clock. The system clock is phase-free with respect to WDCK. Interface timing among WDCK, BCK, DATAL, and
DATAR is shown in Figure 42.
Audio Format
The PCM1792 in the external digital filter interface mode supports right-justified audio formats including 16-bit, 20-bit,
and 24-bit audio data, as shown in Figure 41. The audio format is selected by the FMT[2:0] bits of control register
18.
MSB
LSB
16
BCK
DATA
1/4 fS or 1/8 fS
DATA
DATA
WDCK
Audio Data Word = 16-Bit
Audio Data Word = 20-Bit
Audio Data Word = 24-Bit
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
16
15
MSB
LSB
16
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
20
19
20
17 18 19
MSB
LSB
16
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
24
23
20
17 18 19
24
21 22 23
Figure 41. Audio Data Input Format for External Digital Filter (Internal DF Bypass Mode) Application
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
40
DATA
t(BCH)
50% of VDD
BCK
WDCK
(LRCK)
t(BCL)
t(LB)
t(BCY)
t(DS)
t(DH)
50% of VDD
50% of VDD
t(BL)
PARAMETER
MIN
MAX
UNITS
t(BCY) BCK pulse cycle time
20
ns
t(BCL) BCK pulse duration, LOW
7
ns
t(BCH) BCK pulse duration, HIGH
7
ns
t(BL)
BCK rising edge to WDCK falling edge
5
ns
t(LB)
WDCK falling edge to BCK rising edge
5
ns
t(DS)
DATA setup time
5
ns
t(DH)
DATA hold time
5
ns
Figure 42. Audio Interface Timing for External Digital Filter (Internal DF Bypass Mode) Application
Functions Available in the External Digital Filter Mode
The external digital filter mode allows access to the majority of the PCM1792 mode control functions.
The following table shows the register mapping available when the external digital filter mode is selected, along with
descriptions of functions which are modified when using this mode selection.
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
-
-
-
-
-
-
-
-
Register 17
R/W
0
0
1
0
0
0
1
-
-
-
-
-
-
-
-
Register 18
R/W
0
0
1
0
0
1
0
-
FMT2
FMT1
FMT0
-
-
-
-
Register 19
R/W
0
0
1
0
0
1
1
REV
-
-
OPE
-
DFMS
-
INZD
Register 20
R/W
0
0
1
0
1
0
0
-
SRST
0
1
MONO
CHSL
OS1
OS0
Register 21
R/W
0
0
1
0
1
0
1
-
-
-
-
-
-
-
PCMZ
Register 22
R
0
0
1
0
1
1
0
-
-
-
-
-
-
ZFGR
ZFGL
NOTE: 1: Bit is required for selection of external digital filter mode.
-:Function is disabled. No operation even if data bit is set
FMT[2:0]: Audio Data Format Selection
Default value: 000
FMT[2:0]
Audio Data Format Select
000
16-bit right-justified format (default)
001
20-bit right-justified format
010
24-bit right-justified format
Other
N/A
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
41
OS[1:0]: Delta-Sigma Modulator Oversampling Rate Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
8 times WDCK (default)
01
4 times WDCK
10
16 times WDCK
11
Reserved
The effective oversampling rate is determined by the oversampling performed by both the external digital filter and
the delta-sigma modulator. For example, if the external digital filter is 8
oversampling, and the user selects
OS[1:0] = 00, then the delta-sigma modulator oversamples by 8
, resulting in an effective oversampling rate of 64
.
The 16
WDCK oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected
is 16
WDCK, the system clock frequency must be over 256 f
S
.
APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE
Bit Clock
DSD Decoder
DATA
5
6
7
BCK
SCK
ZEROL
1
2
3
4
ZEROR
MSEL
LRCK
PCM1792
DATA_R
DATA_L
Figure 43. Connection Diagram in DSD Mode
Feature
This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CD
t
(SACD) applications.
The DSD mode is accessed by programming the following bit in the corresponding control register.
DSD = 1 (register 20)
The DSD mode provides a low-pass filtering function. The filtering is provided using an analog FIR filter structure.
Four FIR responses are available, and are selected by the DMF[1:0] bits of control register 18.
The DSD bit must be set before inputting DSD data; otherwise, the PCM1792 erroneously detects the TDMCA mode,
and commands are not accepted through the serial control interface.
Super Audio CD is a trademark of Sony Kabushiki Kaisha TA Sony Corporation, Japan.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
42
Pin Assignment When Using DSD Format Interface
Several pins are redefined for DSD mode operation. These include:
D
DATA (pin 5): DATAL as L-channel DSD data input
D
LRCK (pin 4): DATAR as R-channel DSD data input
D
SCK (pin 7): Bit clock (BCK) for DSD data
D
BCK (pin 6): Set LOW (N/A)
t = 1/(64
44.1 kHz)
D1
DSDL
DSDR
D0
D2
D3
D4
SCK
Figure 44. Normal Data Output Form From DSD Decoder
DSDL
DSDR
t(BCH)
SCK
t(BCL)
t(BCY)
50% of VDD
50% of VDD
t(DS)
t(DH)
PARAMETER
MIN
MAX
UNITS
t(BCY) SCK pulse cycle time
85(1)
ns
t(BCH) SCK high-level time
30
ns
t(BCL) SCK low-level time
30
ns
t(DS)
DSDL, DSDR setup time
10
ns
t(DH)
DSDL, DSDR hold time
10
ns
(1) 2.8224 MHz
4. (2.8224 MHz = 64
44.1 kHz. This value is
specified as a sampling rate of DSD.)
Figure 45. Timing for DSD Audio Interface
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
43
ANALOG FIR FILTER PERFORMANCE IN DSD MODE
Figure 46. DSD Filter-1, Low BW
f - Frequency - kHz
-6
-5
-4
-3
-2
-1
0
0
50
100
150
200
Gain - dB
GAIN
vs
FREQUENCY
Figure 47. DSD Filter-1, High BW
f - Frequency - kHz
-60
-50
-40
-30
-20
-10
0
0
500
1000
1500
Gain - dB
GAIN
vs
FREQUENCY
fc = 185 kHz
Gain(1) = -6.6 dB
Figure 48. DSD Filter-2, Low BW
f - Frequency - kHz
-6
-5
-4
-3
-2
-1
0
0
50
100
150
200
Gain - dB
GAIN
vs
FREQUENCY
Figure 49. DSD Filter-2, High BW
f - Frequency - kHz
-60
-50
-40
-30
-20
-10
0
0
500
1000
1500
Gain - dB
GAIN
vs
FREQUENCY
fc = 77 kHz
Gain(1) = -6 dB
(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.
All specifications at SCK = 2.8224 MHz (44.1 kHz
64 fS), and 50% modulation DSD data input, unless otherwise noted.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
44
Figure 50. DSD Filter-3, Low BW
f - Frequency - kHz
-6
-5
-4
-3
-2
-1
0
0
50
100
150
200
Gain - dB
GAIN
vs
FREQUENCY
Figure 51. DSD Filter-3, High BW
f - Frequency - kHz
-60
-50
-40
-30
-20
-10
0
0
500
1000
1500
Gain - dB
GAIN
vs
FREQUENCY
fc = 85 kHz
Gain(1) = -1.5 dB
Figure 52. DSD Filter-4, Low BW
f - Frequency - kHz
-6
-5
-4
-3
-2
-1
0
0
50
100
150
200
Gain - dB
GAIN
vs
FREQUENCY
Figure 53. DSD Filter-4, High BW
f - Frequency - kHz
-60
-50
-40
-30
-20
-10
0
0
500
1000
1500
Gain - dB
GAIN
vs
FREQUENCY
fc = 94 kHz
Gain(1) = -3.3 dB
(1) This gain is in comparison to PCM 0 dB, when the DSD input signal efficiency is 50%.
All specifications at SCK = 2.8224 MHz (44.1 kHz
64 fS), and 50% modulation DSD data input, unless otherwise noted.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
45
DSD MODE CONFIGURATION AND FUNCTION CONTROLS
Configuration for the DSD Interface Mode
DSD = 1 (Register 20, B5)
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
Register 16
R/W
0
0
1
0
0
0
0
-
-
-
-
-
-
-
-
Register 17
R/W
0
0
1
0
0
0
1
-
-
-
-
-
-
-
-
Register 18
R/W
0
0
1
0
0
1
0
-
-
-
-
DMF1
DMF0
-
-
Register 19
R/W
0
0
1
0
0
1
1
REV
-
-
OPE
-
-
-
-
Register 20
R/W
0
0
1
0
1
0
0
-
SRST
1
-
MONO
CHSL
OS1
OS0
Register 21
R
0
0
1
0
1
0
1
-
-
-
-
-
DZ1
DZ0
-
Register 22
R
0
0
1
0
1
1
0
-
-
-
-
-
-
ZFGR
ZFGL
NOTE: -: Function is disabled. No operation even if data bit is set
DMF[1:0]: Analog FIR Performance Selection
Default value: 00
DMF[1:0]
Analog-FIR Performance Select
00
FIR-1 (default)
01
FIR-2
10
FIR-3
11
FIR-4
Plots for the four analog FIR filter responses are shown in the TYPICAL PERFORMANCE CURVES section of this
data sheet.
OS[1:0]: Analog-FIR Operation-Speed Selection
Default value: 00
OS[1:0]
Operation Speed Select
00
f
SCK
(default)
01
f
SCK
/2
10
Reserved
11
f
SCK
/4
The OS bit in the DSD mode is used to select the operating rate of the analog FIR. The OS bits must be set before
setting the DSD bit to1.
TDMCA Format
The PCM1792 supports the time-division-multiplexed command and audio (TDMCA) data format to simplify the host
control serial interface. The TDMCA format is designed not only for the McBSP of TI DSPs but also for any
programmable devices. The TDMCA format can transfer not only audio data but also command data, so that it can
be used together with any kind of device that supports the TDMCA format. The TDMCA frame consists of command
field, extended command field, and some audio data fields. Those audio data are transported to IN devices (such
as a DAC) and/or from OUT devices (such as an ADC). The PCM1792 is an IN device. LRCK and BCK are used
with both IN and OUT devices so that the sample frequency of all devices in a system must be the same. The TDMCA
mode supports a maximum of 30 device IDs. The maximum number of audio channels depends on the BCK
frequency.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
46
TDMCA Mode Determination
The PCM1792 recognizes the TDMCA mode automatically when it receives an LRCK signal with a pulse duration
of two BCK clocks. If the TDMCA mode operation is not needed, the duty cycle of LRCK must be 50%. Figure 54
shows the LRCK and BCK timing that determines the TDMCA mode. The PCM1792 enters the TDMCA mode after
two continuous TDMCA frames. Any TDMCA commands can be issued during the next TDMCA frame after the
TDMCA mode is entered.
Pre-TDMCA Frame
BCK
LRCK
2 BCK
TDMCA Frame
Command
Accept
Figure 54. LRCK and BCK Timing of Determination TDMCA Mode
TDMCA Terminals
TDMCA requires six signals, of which four signals are for command and audio data interface, and two pairs of signals
which are for daisy chaining. Those signals can be shared as in the following table. The DO signal has a 3-state output
so that it can be connected directly to other devices.
TERMINAL
NAME
TDMCA
NAME
PROPERTY
DESCRIPTION
LRCK
LRCK
input
TDMCA frame start signal. It must be the same as the sampling frequency.
BCK
BCK
input
TDMCA clock. Its frequency must be high enough to communicate a TDMCA frame within an LRCK
cycle.
DATA
DI
input
TDMCA command and audio data input signal
MDO
DO
output
TDMCA command data 3-state output signal
MC
DCI
input
TDMCA daisy-chain input signal
MS
DCO
output
TDMCA daisy-chain output signal
Device ID Determination
The TDMCA mode also supports a multichip implementation in one system. This means a host controller (DSP) can
simultaneously support several TDMCA devices, which can be of the same type or different types, including PCM
devices. The PCM devices are categorized as IN device, OUT device, IN/OUT device, and NO device. The IN device
has an input port to get audio data, the OUT device has an output port to supply audio data, the IN/OUT device has
both input and output ports for audio data, and the NO device has no port for audio data but needs command data
from the host. A DAC is an IN device, an ADC is an OUT device, a CODEC is an IN/OUT device, and a PLL is a NO
device. The PCM1792 is an IN device. For the host controller to distinguish the devices, each device is assigned its
own device ID by the daisy chain. The devices obtain their own device IDs automatically by connecting their DCI to
the DCO of the preceding device and their DCO to the DCI of the following device in the daisy chain. The daisy chains
are categorized as the IN chain and the OUT chain, which are completely independent and equivalent. Figure 55
shows an example daisy chain connection. If a system needs to chain the PCM1792 and a NO device in the same
IN or OUT chain, the NO device should be chained at the back end of the chain because it does not require any audio
data. Figure 56 shows an example of TDMCA system including an IN chain and an OUT chain with a TI DSP. For
a device to get its own device ID, the DID signal must be set to 1 (see the Command Field section for details), and
LRCK and BCK must be driven in the TDMCA mode for all PCM devices which are chained. The device at the top
of the chain knows its device ID is 1 because its DCI is fixed HIGH. Other devices count the BCK pulses and observe
their own DCI signal to determine their position and ID. Figure 57 shows the initialization of each device ID.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
47
IN Device
DCI
DCO
OUT Device
DCI
DCO
IN
OUT
IN/OUT
IN Chain
OUT Chain
IN Device
OUT Device
DCI
DCO
DCI
DCO
DCIi
DCIo
DCOi
DCOo
IN
OUT
DCIi
DCIo
DCOi
DCOo
NO Device
DCI
DCO
NO Device
DCI
DCO
NO Device
NO Device
DCI
DCO
DCI
DCO
Device
IN/OUT
Device
Figure 55. Daisy Chain Connection
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
48
IN Device
(PCM1792)
DCI
DCO
LRCK
BCK
DI
DO
Device ID = 2
TI DSP
FSX
CLKX
DX
FSR
CLKR
DR
NO Device
DCI
DCO
OUT Device
DCI
DCO
OUT Device
DCI
DCO
Device ID = 3
Device ID = 2
Device ID = 3
LRCK
BCK
DI
DO
LRCK
BCK
DI
DO
LRCK
BCK
DI
DO
IN/OUT
Device
DCII
DCOI
LRCK
BCK
DI
DO
Device ID = 1
DCOO
DCIO
(DIX1700)
Figure 56. IN Daisy Chain and OUT Daisy Chain Connection for a Multichip System
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
49
58 BCK
Command Field
DID
LRCK
BCK
DI
DCO1
DCI2
Device ID = 1
Device ID = 2
DCO1
DCO2
DCI3
DCO29
DCI30
Device ID = 3
Device ID = 30
Figure 57. Device ID Determination Sequence
TDMCA Frame
In general, the TDMCA frame consists of the command field, extended command (EMD) field, and audio data fields.
All of them are 32 bits in length, but the lowest byte has no meaning. The MSB is transferred first for each field. The
command field is always transferred as the first packet of the frame. The EMD field is transferred if the EMD flag of
the command field is HIGH. If any EMD packets are transferred, no audio data follows the EMD packets. This frame
is for quick system initialization. All devices of a daisy chain should respond to the command field and extended
command field. The PCM1792 has two audio channels that can be selected by OPE (register 19). If this OPE bit is
not set to HIGH, those audio channels are transferred. Figure 58 shows the general TDMCA frame. If some DACs
are enabled, but corresponding audio data packets are not transferred, the analog outputs are unpredictable.
LRCK
BCK
DI
CMD
EMD
EMD
EMD
CMD
Don't
Care
EMD
EMD
DO
Ch1
Ch(m)
Ch2
CMD
CMD
Ch2
Ch3
Ch(n)
CMD
Ch1
Ch4
DI
Ch3
Ch4
[For Initialization]
[For Operation]
32 Bits
DO
CMD
CMD
CMD
CMD
CMD
CMD
1/fS
Don't
Care
Figure 58. General TDMCA Frame
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
50
LRCK
BCK
DI
CMD
Don't
Care
Ch1
CMD
CMD
Ch2
Ch3
Ch1
Ch4
IN and OUT Channel Orders are Completely Independent
DO
7 Packets
32 Bits
Ch5
Ch6
1/fS (256 PBCK Clocks)
Ch2
Figure 59. TDMCA Frame Example of 6-Ch DAC and 2-Ch ADC With Command Read
Command Field
The normal command field is defined as follows. When the DID bit (MSB) is 1, this frame is used only for device ID
determination, and all remaining bits in the field are ignored.
31
30
29
28 24
23
22 16
15 8
7 0
command
DID
EMD
DCS
device ID
R/W
register ID
data
not used
Bit 31: Device ID enable flag
The PCM1792 operates to get its own device ID for TDMCA initialization if this bit is HIGH.
Bit 30: Extended command enable flag
The EMD packet will be transferred if this bit is HIGH, otherwise skipped. Once this bit is HIGH, this frame does not
contain any audio data. This is for system initialization.
Bit 29: Daisy chain selection flag
HIGH designates OUT-chain devices, LOW designates IN-chain devices. The PCM1792 is an IN device, so the DCS
bit must be set to LOW.
Bits[28:24]: Device ID. It is 5 bits length, and it can be defined.
These bits identify the order of a device in the IN or OUT daisy chain. The top of the daisy chain defines device ID
1 and successive devices are numbered 2, 3, 4, etc. All devices for which the DCI is fixed HIGH are also defined as
ID 1. The maximum device ID is 30 each in the IN and OUT chains. If a device ID of 0x1F is used, all devices are
selected as broadcast when in the write mode. If a device ID of 0x00 is used, no device is selected.
Bit 23: Command Read/Write flag
If this bit is HIGH, the command is a read operation.
Bits[22:16]: Register ID
It is 7 bits in length.
Bits[15:8]: Command data
It is 8 bits in length. Any valid data can be chosen for each register.
Bits[7:0]: Not used
These bits are never transported when a read operation is performed.
Extended command field
The extended command field is the same as the command field, except that it does not have a DID flag.
31
30
29
28 24
23
22 16
15 8
7 0
extended command
rsvd
EMD
DCS
device ID
R/W
register ID
data
not used
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
51
Audio Fields
The audio field is 32 bits in length and the audio data is transferred MSB first, so the other fields must be stuffed with
0s as shown in the following example.
31 16 12 8
7 4 3 0
audio data
MSB 24 bits LSB
All 0s
TDMCA Register Requirements
TDMCA mode requires device ID and audio channel information, previously described. The OPE bit in register 19
indicates audio channel availability and register 23 indicates the device ID. Register 23 is used only in the TDMCA
mode. See the mode control register map (Table 4).
Register Write/Read Operation
The command supports register write and read operations. If the command requests to read one register, the read
data is transferred on DO during the data phase of the timing cycle. The DI signal can be retrieved at the positive
edge of BCK, and the DO signal is driven at the negative edge of BCK. DO is activated one BCK cycle early to
compensate for the output delay caused by high impedance. Figure 60 shows the TDMCA write and read timing.
BCK
DI
DO
DOEN
(Internal)
1 BCK Early
Read Mode and Proper Register ID
Write Data Retrieved, if Write Mode
Read Data Driven, if Read Mode
Register ID Phase
Data Phase
Figure 60. TDMCA Write and Read Operation Timing
TDMCA-Mode Operation
DCO specifies the owner of the next audio channel in TDMCA-mode operation. When a device retrieves its own audio
channel data, DCO goes HIGH during the last audio channel period. Figure 61 shows the DCO output timing in
TDMCA-mode operation. The host controller ignores the behavior of DCI and DCO. DCO indicates the last audio
channel of each device. Therefore, DCI means the next audio channel is allocated.
If some devices are skipped due to no active audio channel, the skipped devices must notify the next device that the
DCO will be passed through the next DCI. Figure 62 and Figure 63 show DCO timing with skip operation. Figure 64
shows the ac timing of the daisy chain signals.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
52
9 Packets x 32 Bits
LRCK
BCK
DI
CMD
Don't Care
DCI1
DCO1
DID = 1
DCI2
DCO2
DID = 2
DCI3
DCO3
DID = 3
DCI4
DCO4
DID = 4
IN Daisy Chain
CMD
Ch1
Ch2
Ch3
Ch4
Ch5
Ch6
Ch7
Ch8
1/fS (384 PBCK Clocks)
Figure 61. DCO Output Timing of TDMCA Mode Operation
DID = 1
DID = 2
DID = 8
Don't Care
CMD
Ch1
Ch16
CMD
Ch2
Ch15
14 PBCK Delay
2 PBCK Delay
5 Packets
32 Bits
1/fS (256 PBCK Clocks)
DCI
DCO
DCI
DCO
DCI
DCO
LRCK
BCK
DI
Figure 62. DCO Output Timing With Skip Operation
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
53
Command Packet
LRCK
BCK
DI
DCO1
DCO2
DID EMD
Figure 63. DCO Output Timing With Skip Operation (for Command Packet 1)
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
54
t(DS)
t(COE)
BCK
LRCK
DI
DCI
DO
DCO
t(DH)
t(DOE)
t(DH)
t(DS)
t(BL)
t(LB)
t(BCY)
PARAMETER
MIN
MAX
UNITS
t(BCY) BCK pulse cycle time
20
ns
t(LB)
LRCK setup time
0
ns
t(BL)
LRCK hold time
3
ns
t(DS)
DI setup time
0
ns
t(DH)
DI hold time
3
ns
t(DS)
DCI setup time
0
ns
t(DH)
DCI hold time
3
ns
t(DOE) DO output delay(1)
8
ns
t(COE) DCO output delay(1)
6
ns
(1) Load capacitance is 10 pF.
Figure 64. AC Timing of Daisy Chain Signals
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
55
THEORY OF OPERATION
Analog Output
Digital Input
24 Bits
8 fS
MSB
and
Lower 18 Bits
Upper
6 Bits
ICOB
Decoder
3rd-Order
5-Level
Sigma-Delta
Advanced
DWA
Current
Segment
DAC
0-4
Level
0-62
Level
0-66
Figure 65. Advanced Segments DAC
The PCM1792 uses TI's advanced segment DAC architecture to achieve excellent dynamic performance and
improved tolerance to clock jitter. The PCM1792 provides balanced voltage outputs.
Digital input data via the digital filter is separated into six upper bits and 18 lower bits. The six upper bits are converted
to inverted complementary offset binary (ICOB) code. The lower 18 bits, associated with the MSB, are processed
by a five-level third-order delta-sigma modulator operated at 64 f
S
by default. The 1 level of the modulator is equivalent
to the 1 LSB of the ICOB code converter. The data groups processed in the ICOB converter and third-order
delta-sigma modulator are summed together to an up to 66-level digital code, and then processed by data-weighted
averaging (DWA) to reduce the noise produced by element mismatch. The data of up to 66 levels from the DWA is
converted to an analog output in the differential-current segment section.
This architecture has overcome the various drawbacks of conventional multibit processing and also achieves
excellent dynamic performance.
PCM1792
SLES069A - MARCH 2003 - REVISED AUGUST 2003
www.ti.com
56
Analog output
The following table and Figure 66 show the relationship between the digital input code and analog output.
800000 (FS)
000000 (BPZ)
7FFFFF (+FS)
IOUTN [mA]
2.3
6.2
10.1
IOUTP [mA]
10.1
6.2
2.3
VOUTN [V]
1.725
4.650
7.575
VOUTP [V]
7.575
4.650
1.725
VOUT [V]
2.821
0
2.821
NOTE: VOUTN is the output of U1, VOUTP is the output of U2, and VOUT is the output of U3 in the
measurement circuit of Figure 36.
-12
-10
-8
-6
-4
-2
0
Input Code - Hex
IOUTN
I O
- Output Current - mA
OUTPUT CURRENT
vs
INPUT CODE
800000(-FS)
000000(BPZ)
7FFFFF(+FS)
IOUTP
Figure 66. The Relationship Between Digital Input and Analog Output
MECHANICAL DATA
MSSO002E JANUARY 1995 REVISED DECEMBER 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
4040065 /E 12/01
28 PINS SHOWN
Gage Plane
8,20
7,40
0,55
0,95
0,25
38
12,90
12,30
28
10,50
24
8,50
Seating Plane
9,90
7,90
30
10,50
9,90
0,38
5,60
5,00
15
0,22
14
A
28
1
20
16
6,50
6,50
14
0,05 MIN
5,90
5,90
DIM
A MAX
A MIN
PINS **
2,00 MAX
6,90
7,50
0,65
M
0,15
0
8
0,10
0,09
0,25
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
MECHANICAL DATA
MSSO002E JANUARY 1995 REVISED DECEMBER 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
DB (R-PDSO-G**)
PLASTIC SMALL-OUTLINE
4040065 /E 12/01
28 PINS SHOWN
Gage Plane
8,20
7,40
0,55
0,95
0,25
38
12,90
12,30
28
10,50
24
8,50
Seating Plane
9,90
7,90
30
10,50
9,90
0,38
5,60
5,00
15
0,22
14
A
28
1
20
16
6,50
6,50
14
0,05 MIN
5,90
5,90
DIM
A MAX
A MIN
PINS **
2,00 MAX
6,90
7,50
0,65
M
0,15
0
8
0,10
0,09
0,25
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI's terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty. Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DSP
dsp.ti.com
Broadband
www.ti.com/broadband
Interface
interface.ti.com
Digital Control
www.ti.com/digitalcontrol
Logic
logic.ti.com
Military
www.ti.com/military
Power Mgmt
power.ti.com
Optical Networking
www.ti.com/opticalnetwork
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
Telephony
www.ti.com/telephony
Video & Imaging
www.ti.com/video
Wireless
www.ti.com/wireless
Mailing Address:
Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright
2003, Texas Instruments Incorporated
PDF 
ZIP