T r i p a t h T e c h n o l o g y, I n c . - T e c h n i c a l I n f o r m a t i o n
1
TA0105A RW/ Rev. 2.2/05.05
TA0105A
STEREO CLASS-T DIGITAL AUDIO AMPLIFIER DRIVER USING
DIGITAL POWER PROCESSING (DPP
T M
) TECHNOLOGY
T e c h n i c a l I n f o r m a t i o n R e v i s i o n 2 . 2 M a y 2 0 0 5
G E N E R A L D E S C R I P T I O N
The TA0105A is a two-channel Amplifier Driver IC that uses Tripath's proprietary Digital Power
Processing (DPP
TM
) technology. Class-T amplifiers offer both the audio fidelity of Class-AB and the
power efficiency of Class-D amplifiers.
The typical application for the TA0105A is direct drive (no output transformer) in 70V and 100V
constant voltage amplifiers used for public address systems. The feedback and voltage range of
the TA0105A can be configured externally unlike previous Tripath modules such as TA0104A.
A P P L I C A T I O N S
Constant Voltage Amplifiers
Distribution Amplifiers
Pro-audio Amplifiers
B E N E F I T S
Reduced system cost with smaller/less
expensive power supply and heat sink
Signal fidelity equal to high quality Class-
AB amplifiers
No output transformer is needed due to
high supply voltage range
High dynamic range compatible with
digital media such as CD and DVD
F E A T U R E S
Class-T architecture
Proprietary Digital Power Processing technology
High Supply Voltage Range
"Audiophile" Sound Quality
High Efficiency
Supports wide range of output power levels
Output over-current protection
Over- and under-voltage protection
38-pin Quad package
T r i p a t h T e c h n o l o g y, I n c . - T e c h n i c a l I n f o r m a t i o n
2
TA0105A RW/ Rev. 2.2/05.05
Absolute Maximum Ratings
(Note 1)
SYMBOL PARAMETER
Value
UNITS
VPP, VNN
Supply Voltage
+/-200
V
V5
Positive 5V Controller Voltage
Voltage at Input Pins (pins 4-8, 10-11)
6
-0.3 to (V5+0.3)
V
V
VN12
Voltage for FET drive
VNN+18
V
T
A
Operating Free-air Temperature Range
0 to 70
C
T
J
Junction Temperature
150
C
T
STORE
Storage Temperature Range
-40 to 150
C
ESD
HB
ESD Susceptibility Human Body Model (Note 2)
All Pins
2000
V
ESD
MM
ESD Susceptibility Machine Model (Note 3)
All Pins
200
V
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
See the table below for Operating Conditions.
Note 2: Human body model, 100pF discharged through a 1.5K
resistor.
Note 3: Machine model, 220pF 240pF discharged through all pins.
Operating Conditions
(Note 4)
SYMBOL PARAMETER MIN.
TYP.
MAX.
UNITS
VPP, VNN
Supply Voltage (Note 4)
+/-125 +/-148 +/-185
V
V5
Positive 5V Controller Voltage
4.5
5
5.5
V
VN12
Voltage for FET drive (Volts about VNN)
10.8
12
13.2
V
Note 4: Recommended Operating Conditions indicate conditions for which the device is functional.
The VPP and VNN supply limits are based on the internal OV/UV sensing resistor values. The
supply voltage range can be lowered via external resistors. Please refer to the Application
information section for a detailed discussion of changing the operating supply voltage range. See
Electrical Characteristics for guaranteed specific performance limits.
T r i p a t h T e c h n o l o g y, I n c . - T e c h n i c a l I n f o r m a t i o n
3
TA0105A RW/ Rev. 2.2/05.05
Electrical Characteristics
(Note 5)
T
A
= 25
C. See Application/Test Circuit on page 7. Unless otherwise noted, the supply voltage is
VPP=|VNN|=148V. See note 8.
SYMBOL PARAMETER
CONDITIONS MIN.
TYP.
MAX.
UNITS
I
q
Quiescent Current
(No load, BBM0=1,BBM1=0,
Mute = 0V)
VPP = +148V
VNN = -148V
V5 = 5V
VN12 = 12V
35
40
45
120
100
100
80
250
mA
mA
mA
mA
I
q
Quiescent Current
(No load, BBM0=1,BBM1=0,
Mute = 0V)
VPP = +106V
VNN = -106V
V5 = 5V
VN12 = 12V
30
35
45
130
100
100
80
250
mA
mA
mA
mA
I
MUTE
Mute Supply Current
(No load, Mute = 5V)
VPP = +148V
VNN = -148V
V5 = 5V
VN12 = 12V
1
1
20
1
30
mA
mA
mA
mA
I
Po
Power Supply Current
(Vo = 100Vrms, R
L
= 50
)
VPP = +148V (Both Channels On)
VNN = -148V (Both Channels On)
1.5
1.5
1.6
1.6
A
A
I
Po
Power Supply Current
(Vo = 70.7Vrms, R
L
= 25
)
VPP = +106 (Both Channels On)
VNN = -106 (Both Channels On)
2.1
2.1
2.22
2.22
A
A
V
IH
High-level input voltage (MUTE)
3.5
V
V
IL
Low-level input voltage (MUTE)
1.0
V
V
OH
High-level output voltage (HMUTE) RL = 10kohm
3.5
V
V
OL
Low-level output voltage (HMUTE) RL = 10kohm
0.5
V
V
OFFSET
Output Offset Voltage
No Load, MUTE = Logic low,
Measured without external trim
circuit connected
-2.5 2.5 V
I
OC
Over Current Sense Voltage
Threshold
Exceeding this threshold causes a
latched mute condition
0.85 0.97 1.09 V
V
VPPSENSE
VPP Threshold Voltages
Over-voltage turn on (muted)
Over-voltage restart (mute off)
Under-voltage restart (mute off)
Under-voltage turn on (muted)
193
185
80
227
216
111
101
250
125
118
V
V
V
V
V
VNNSENSE
VNN Threshold Voltages
Over-voltage turn on (muted)
Over-voltage restart (mute off)
Under-voltage restart (mute off)
Under-voltage turn on (muted)
-193
-185
-80
-221
-215
-110
-98
-250
-125
-118
V
V
V
V
V
VPPSENSE
VPP Threshold Voltages
(Externally shifted)
(Note 6)
Over-voltage turn on (muted)
Over-voltage restart (mute off)
Under-voltage restart (mute off)
Under-voltage turn on (muted)
147
140
60
167
159
82
74
185
95
85
V
V
V
V
V
VNNSENSE
VNN Threshold Voltages
(Externally shifted)
(Note 6)
Over-voltage turn on (muted)
Over-voltage restart (mute off)
Under-voltage restart (mute off)
Under-voltage turn on (muted)
-147
-140
-60
-166
-161
-82
-73
-185
-95
-85
V
V
V
V
Note 5: Minimum and maximum limits are guaranteed but may not be 100% tested.
Note 6: These voltage values are calculated and not 100% tested. The voltages are based on 100% tested
sense currents, an external "shift" resistor of 3.83M
from VLOW to VNN and another 3.83M
resistor from VHIGH to VPP, and the on board sense resistor values of 1.27M
for VNN, and 1.4M
for VPP. In addition, worse case resistor tolerances (+/-1%) were used to calculate the minimum and
maximum values. Please refer to the Overvoltage and Undervoltage section of the Applications
Information for a more detailed explanation.
T r i p a t h T e c h n o l o g y, I n c . - T e c h n i c a l I n f o r m a t i o n
4
TA0105A RW/ Rev. 2.2/05.05
Electrical Characteristics
(Notes 7 and 8)
T
A
= 25
C. Unless otherwise noted, the supply voltage is VPP=|VNN|=148V, the input frequency is
1kHz and the measurement bandwidth is 20kHz. See Application/Test Circuit on page 7.
Note 7: Minimum and maximum limits are guaranteed but may not be 100% tested.
Note 8: Specific Components used:
Output MOSFETs (Q
O
): ST Microelectronics STW20NM50FD
Output Diodes (D
O
): International Rectifier MUR460
Feedback Resistors (R
FB
): 39.2Kohm, 1W
Gate Diodes (D
G
): General Semiconductor SS16
SYMBOL PARAMETER
CONDITIONS MIN.
TYP.
MAX.
UNITS
P
OUT
Output
Power
(Continuous Output/Channel)
VPP=|VNN|=148V
THD+N = 0.1%, R
L
= 25
THD+N = 1.0%, R
L
= 25
VPP=|VNN|=106V
THD+N = 0.1%, R
L
= 12.5
THD+N = 1.0%, R
L
= 12.5
300
400
300
400
W
W
W
W
THD + N
Total Harmonic Distortion Plus
Noise
V
OUT
= 50Vrms, f = 1kHz, R
L
=
12.5
, VPP=|VNN|=106V
0.06
0.25 %
THD + N
Total Harmonic Distortion Plus
Noise
V
OUT
= 50Vrms, f = 7kHz, R
L
=
12.5
, VPP=|VNN|=106V
0.2
1.0 %
THD + N
Total Harmonic Distortion Plus
Noise
V
OUT
= 70.7Vrms, f = 1kHz, R
L
=
25.0
, VPP=|VNN|=148V
0.06
0.25 %
THD + N
Total Harmonic Distortion Plus
Noise
V
OUT
= 70.7Vrms, f = 7kHz, R
L
=
25.0
, VPP=|VNN|=148V
0.2
1.0 %
IHF-IM
IHF Intermodulation Distortion
19kHz, 20kHz, 1:1 (IHF), R
L
= 50
V
OUT
= 25Vrms/Channel
0.02 %
SNR Signal-to-Noise
Ratio
A Weighted, R
L
= 25
,
P
OUT
= 400W/Channel
103 dB
CS Channel
Separation
0dBr = 100W, R
L
= 25
, f = 1kHz
100 dB
Power Efficiency
V
OUT
= 100Vrms/Channel, R
L
=
50
, VPP=|VNN|=148V
85 90 %
Power Efficiency
V
OUT
= 70.7Vrms/Channel, R
L
=
25
, VPP=|VNN|=106V
85 90 %
A
V
Amplifier
Gain
P
OUT
= 10W/Channel, R
L
= 25
,
Rin = 34.8k
, See Application /
Test Circuit
40.5 V/V
A
VERROR
Channel to Channel Gain Error
P
OUT
= 10W/Channel, R
L
= 25
See Application / Test Circuit
-1
1
dB
e
NOUT
Output Noise Voltage
A-Weighted, input shorted, DC
offset nulled to zero
700
V
T r i p a t h T e c h n o l o g y, I n c . - T e c h n i c a l I n f o r m a t i o n
5
TA0105A RW/ Rev. 2.2/05.05
TA0105A Pinout
9
10
11
12
13
14
15
16
17
18
19
1
2
3
4
5
6
7
8
AGND
OVERLOADB
V5
IN2
IN1
BBM0
BBM1
MUTE
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
LO2
HO2COM
HO2
VNN
VPP
HO1
H01COM
LO1
G
ND K
E
L
V
I
N1
O
CR2
O
CR1
G
ND K
E
L
V
I
N2
OCS
1LP
OCS
1LN
OC
S
1
H
N
OC
S
1
H
P
LO1COM
F
D
BKN
1
VN
1
2
VL
O
W
VH
I
G
H
NC
HM
UTE
OC
S
2
H
P
OC
S
2
H
N
OC
S
2
L
P
OC
S
2LN
LO2C
O
M
F
D
BKN
2
PG
N
D
PDF 
ZIP